Drag the map or use pan buttons to move. Tab to a node or connection and press Enter to inspect its evidence. Arrows follow the actual claim direction.
CompanyChip / productTechnologyPlace / facility
Select a connection for its evidence
Relationships & evidence (13)
Every displayed connection is a scoped claim. Arrows follow subject to object.
Verilator documentation names cocotb as a library that supports Verilator. This establishes cocotb as the support provider; versions and execution are not established by this source.
Official verilator repository · Tier A · Primary source · supports
Verilator documentation names cocotb as a library that supports Verilator. This establishes cocotb as the support provider; versions and execution are not established by this source.
Location: README / Related Projects
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official symbiyosys repository · Tier A · Primary source · supports
SymbiYosys describes itself as a front-end for Yosys-based formal verification flows; solver and frontend selection affect applicability.
Location: README / Introduction
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official openlane2 repository · Tier A · Primary source · supports
OpenLane describes Yosys among its infrastructure components.
Location: Readme / ASIC infrastructure components
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official yosys repository · Tier A · Primary source · supports
The Yosys README links SBY as its formal verification front-end; installed solvers and supported syntax remain separate requirements.
Location: README / Web Site and Other Resources
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official openroad repository · Tier A · Primary source · supports
The OpenROAD README describes an ORFS flow whose synthesis stage uses Yosys. The OpenROAD application itself is not the complete ORFS flow.
Location: README / RTL-GDSII Using OpenROAD-flow-scripts
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official yosys repository · Tier A · Primary source · supports
The README recommends a separate Verilator lint check because the read_verilog command does not perform syntax checking.
Location: README / Additional information
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Listed distribution component at the pinned README revision; availability depends on the upstream release and supported platform. Component license is not replaced by the distribution license.
The OSS CAD Suite README lists Verilator among its distribution components.
Location: Pinned README.md line 81: Verilog/SystemVerilog simulation
Published
Not stated
Retrieved
2026-10-13
Store factual paraphrases, metadata, source-byte SHA-256 and pinned document link only. Source bytes were fetched for this review but are not retained or redistributed. Repository and component licenses remain separate. Commit date is not document publication or relationship validity.
Official ibex repository · Tier A · Primary source · supports
Ibex Simple System simulation example requires Verilator; this is a specific example, not a guarantee for every Ibex configuration.
Location: Simple System / Prerequisites
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Listed distribution component at the pinned README revision; availability depends on the upstream release and supported platform. Component license is not replaced by the distribution license.
The OSS CAD Suite README lists Yosys among its distribution components.
Location: Pinned README.md line 33: RTL synthesis
Published
Not stated
Retrieved
2026-10-13
Store factual paraphrases, metadata, source-byte SHA-256 and pinned document link only. Source bytes were fetched for this review but are not retained or redistributed. Repository and component licenses remain separate. Commit date is not document publication or relationship validity.
This cocotb source revision documents Verilator 5.036 or newer and SIM=verilator. This is upstream support with documented simulator-specific limitations.
Official cocotb repository · Tier A · Primary source · supports
This cocotb source revision documents Verilator 5.036 or newer and SIM=verilator. This is upstream support with documented simulator-specific limitations.
Location: Simulator Support / Verilator
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
Official ibex repository · Tier A · Primary source · supports
The Simple System simulator build described here is driven by FuseSoC.
Location: Simple System / Building Simulation
Published
Not stated
Retrieved
2026-10-13
Only original factual paraphrases, selected registry identity/revision/module metadata, source-byte hash and links are published. Complete source documents are not redistributed. Included code, libraries, PDKs and manufacturing use retain separate terms.
The OpenROAD Project · Tier A · Primary source · supports
The ORFS flow diagram assigns logic synthesis to Yosys.
Location: Pinned README.md line 19: RTL synthesis
Published
Not stated
Retrieved
2026-10-13
Store factual paraphrases, metadata, source-byte SHA-256 and pinned document link only. Source bytes were fetched for this review but are not retained or redistributed. Repository and component licenses remain separate. Commit date is not document publication or relationship validity.
A path retains its original claims. Shared technology does not establish a supply contract.
9 nodes · 13 claimsScope
Relationships may describe different dates. A path does not establish simultaneous activity. Bounded source-backed collection. Missing or filtered connections do not establish absence. Supported does not mean independently verified.