Skip to knowledge
VLSI Hub / Knowledge

Auditable claim record

OpenLane 2 · depends on

Yosys · SUPPORTED

urn:vlsi:claim:1b7df612bfdf8c905f43685a779eea36a6f33039af069ec9b5c12ece7321803e

OpenLane describes Yosys among its infrastructure components.

Back to OpenLane 2 → · Complete history as JSON · JSON-LD

Evidence

openlane2 pinned upstream documentation ↗

OpenLane describes Yosys among its infrastructure components.

Official openlane2 repository · Readme / ASIC infrastructure components · supports

Published date unknown · Retrieved 2026-10-13T23:58:55.156Z

urn:vlsi:evidence:4df9725feaf832b06024ba30ad3c8dd78f0d0f92b19955d4d329417f9d1c429b

Assessment history

New assessments preserve earlier records. A correction changes the current interpretation without rewriting what VLSI knew before it.

Recorded assessments, oldest first
RevisionRecorded at (UTC)StatusValidityReviewer & reason
12026-10-14T00:04:17.557ZSUPPORTEDunknown
unknown
checked-catalog-source-adapter (adapter)

Evidence ingested by official-registry-and-pinned-documents/1.0.0. Explicit upstream evidence only. No fabrication, validation, successful tapeout, measured performance, arbitrary-version interoperability or production qualification is inferred.