VLSI KoreaUpstream file tree
Use the official repository as the authority for the current file and directory tree.
Browse github.com/aesc-silicon/gdscheck
VLSI HUBAll resources VERIFY / OPEN EDA SOURCE-LINKED RECORD
aesc silicon /
gdscheck
gdscheck is a Rust design-rule-checking engine for GDSII layouts using YAML rule decks and KLayout-compatible reports.
In this browser
CLONE UPSTREAM
git clone https://github.com/aesc-silicon/gdscheck.gitSILICON PASSPORT
Engineering facts, with their evidence.
Source checks, licensing, documentation, execution and silicon results are distinct claims.
Source linkedLicense check not recordedHub run not recorded
This legacy resource retains its original catalog observation. A pinned fresh source/ license check has not been recorded yet.
| Fact | Value | Evidence |
|---|---|---|
| No deep engineering profile has been reviewed. The catalog's language, target and toolchain labels are historical metadata. | ||
Documented dependencies and compatibility
No evidence-backed relationship is recorded for this resource. Integration assumptions remain untested.
Remaining unknowns
- No independently retained Hub build, simulation or silicon result is attached.
- Tool-version compatibility and implementation constraints require review before reuse.
01 / FILES & REVISIONSFiles from the source.
Files from the source.
History from the source.
This release does not mirror repository files or invent a local file listing. It links only to known official paths.
Official license file
This is the license-file path recorded by the catalog. Review the original text for its exact scope.
Read AGPL-3.0-or-later sourceUpstream activity
See upstream documentation for releases and maintenance status.
Inspect activity evidencePINNED REVISION
Not recorded in this catalog entry
This catalog entry does not name a specific tag or commit SHA. Pin a revision from the official repository before attempting reproduction.
02 / PROVENANCE & EVIDENCEInspect the evidence
Inspect the evidence
before the claim.
These fields are official upstream references and catalog observations—not an internal Hub certification.
- 01
- 02LICENSE SOURCEAGPL-3.0-or-later · official file ↗
- 03
- 04CATALOG REVIEWMetadata checked 2026-09-26
- 05LICENSE CONTENT CHECKObserved 2026-09-26 ↗SHA-256: d8a6cc31abc16b6748c7a21f21611f5a1ec33f67d22ca23d7da1c19b95496bee
- 06
03 / REPRODUCIBLE RUNS
No Hub run is attached yet.
We do not invent measurements or relabel upstream results as Hub executions.
RUN STATUS / EMPTYNO HUB RUNS
VLSI Hub has not yet performed and recorded a build, simulation, synthesis, P&R, FPGA, or benchmark run for gdscheck.
REQUIRED FOR A FUTURE RUN
- 01Pinned source revision
- 02Tool and environment versions
- 03Commands, constraints, and seed
- 04Logs and result artifacts
04 / COMMUNITYRoute discussion and contribution
Route discussion and contribution
to the upstream.
This release does not mirror or aggregate issues, pull requests, or participant counts.