Skip to main content
VLSI Korea

Knowledge / educational resource

Analog (Integrated) Circuit Design

Canonical entity with source-backed relationships and retained history.

urn:vlsi:entity:c843f6f1-43d7-5786-a1b4-bc1d328c3de4

Clear dates

A source-reported date is a historical snapshot. Unknown validity is excluded when a date is selected. “Known to VLSI” uses the end of that UTC day. This entity’s heading uses its current label.

Recorded relationships

No recorded relationship matches these dates. Unknown or unobserved history is not filled in.

Report a correction with source evidence →