VLSI Hub / Catalog / MORSEASCII RTL / SUBMITTED DESIGN SOURCE-LINKED RECORD
tasal722 /
MORSEASCII Tiny Tapeout SKY 25b design submission. Project metadata identifies its implementation as VHDL; source and license are linked at the submitted revision.
Tiny Tapeout · Submitted design · Indexed from author-supplied metadata
Save to My VLSI In this browser
Saving needs JavaScript. You can still open and bookmark this public entry. CLONE UPSTREAM git clone https://github.com/tasal722/Chipp.git
Copy
ARTIFACT CARD / TT-CC54843E5FBB CATALOG ENTRY
MO
KIND IP/Design
TASKS Architecture
TYPE Submitted Design
STAGE RTL
LANGUAGE VHDL
LICENSE Apache-2.0
TARGET Tiny Tapeout submitted design
TOOLCHAIN See the pinned project documentation Tiny Tapeout Submitted design Tiny Tapeout SKY 25b Digital interface
This card is a catalog record pointing to the official upstream. It is not an independent build, test, or silicon-validation badge.
SILICON PASSPORT
Engineering facts, with their evidence. Source checks, licensing, documentation, execution and silicon results are distinct claims.
Source linked License check not recorded Hub run not recorded
This legacy resource retains its original catalog observation. A pinned fresh source/ license check has not been recorded yet.
Documented engineering specifications Fact Value Evidence No deep engineering profile has been reviewed. The catalog's language, target and toolchain labels are historical metadata.
Documented dependencies and compatibility No evidence-backed relationship is recorded for this resource. Integration assumptions remain untested.
Remaining unknowns No independently retained Hub build, simulation or silicon result is attached. Tool-version compatibility and implementation constraints require review before reuse. Machine-readable passport Compare engineering context Evidence methodology 01 / FILES & REVISIONS
Files from the source. History from the source. This release does not mirror repository files or invent a local file listing. It links only to known official paths.
REPOSITORY ROOT Upstream file tree Use the official repository as the authority for the current file and directory tree.
Browse github.com/tasal722/Chipp ↗ KNOWN FILE Official license file This is the license-file path recorded by the catalog. Review the original text for its exact scope.
Read Apache-2.0 source ↗ REVISION EVIDENCE Upstream activity See upstream documentation for releases and maintenance status.
Inspect activity evidence ↗ PINNED REVISION 67656d945426ed85fa7de9624ea79f20b2e2d21c This record uses the revision listed in the official submission manifest. Hub has not built or tested this revision.
02 / PROVENANCE & EVIDENCE
Inspect the evidence before the claim. These fields are official upstream references and catalog observations—not an internal Hub certification.
01 02 03 04 CATALOG REVIEW Registry indexed 2026-09-26
05 LICENSE CONTENT CHECK Observed 2026-09-26 ↗ SHA-256: c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4 06 EVIDENCE STATE Source linked, not independently verified.
UPSTREAM STATUS External index
HUB BUILD CLAIM None
HUB TEST CLAIM None
SILICON CLAIM None LICENSE SCOPE Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.
03 / REPRODUCIBLE RUNS
No Hub run is attached yet. We do not invent measurements or relabel upstream results as Hub executions.
RUN STATUS / EMPTY NO HUB RUNS VLSI Hub has not yet performed and recorded a build, simulation, synthesis, P&R, FPGA, or benchmark run for MORSEASCII.
REQUIRED FOR A FUTURE RUN 01 Pinned source revision 02 Tool and environment versions 03 Commands, constraints, and seed 04 Logs and result artifacts