Upstream file tree
Use the official repository as the authority for the current file and directory tree.
Browse github.com/verilator/verilatorVerilator project /
A fast SystemVerilog compiler, simulator, lint engine, and coverage tool for software-driven hardware verification.
git clone https://github.com/verilator/verilator.gitThis release does not mirror repository files or invent a local file listing. It links only to known official paths.
Use the official repository as the authority for the current file and directory tree.
Browse github.com/verilator/verilatorThis is the license-file path recorded by the catalog. Review the original text for its exact scope.
Read LGPL-3.0-only OR Artistic-2.0 sourceOfficial repository releases and activity
Inspect activity evidenceThis catalog entry does not name a specific tag or commit SHA. Pin a revision from the official repository before attempting reproduction.
These fields are official upstream references and catalog observations—not an internal Hub certification.
We do not invent measurements or relabel upstream results as Hub executions.
VLSI Hub has not yet performed and recorded a build, simulation, synthesis, P&R, FPGA, or benchmark run for Verilator.
This release does not mirror or aggregate issues, pull requests, or participant counts.