// VLSI Hub authored example, CC0-1.0.
module mux2(input logic a, b, sel, output logic y);
  assign y = sel ? b : a;
endmodule