{"apiVersion":"1.0","q":"RISC-V","type":"all","page":1,"pages":4,"total":66,"counts":{"all":66,"resources":63,"specs":3,"standards":0,"tools":0,"tapeout":0},"filters":{"license":"","language":"","stage":"","evidence":"","docs":"","architecture":"","interface":"","process":"","domain":"","sort":"relevance"},"filterOptions":{"license":[{"value":"agpl-3.0 (upstream license)","label":"AGPL-3.0 (upstream LICENSE)","count":2},{"value":"agpl-3.0-or-later","label":"AGPL-3.0-or-later","count":2},{"value":"apache-2.0","label":"Apache-2.0","count":2141},{"value":"apache-2.0 (repository-wide); some files are apache-2.0 and bsd-3-clause","label":"Apache-2.0 (repository-wide); some files are Apache-2.0 AND BSD-3-Clause","count":1},{"value":"apache-2.0 with llvm-exception","label":"Apache-2.0 WITH LLVM-exception","count":1},{"value":"berkeley permissive license (upstream license)","label":"Berkeley permissive license (upstream LICENSE)","count":1},{"value":"bsd-2-clause","label":"BSD-2-Clause","count":3},{"value":"bsd-3-clause","label":"BSD-3-Clause","count":20},{"value":"bsl-1.0","label":"BSL-1.0","count":2},{"value":"gpl-1.0 (upstream copying)","label":"GPL-1.0 (upstream Copying)","count":1},{"value":"gpl-2.0","label":"GPL-2.0","count":1},{"value":"gpl-2.0 (upstream copying or license)","label":"GPL-2.0 (upstream COPYING or LICENSE)","count":4},{"value":"gpl-2.0 (upstream license.txt)","label":"GPL-2.0 (upstream LICENSE.txt)","count":1},{"value":"gpl-2.0-only","label":"GPL-2.0-only","count":2},{"value":"gpl-2.0-or-later","label":"GPL-2.0-or-later","count":1},{"value":"gpl-3.0","label":"GPL-3.0","count":7},{"value":"gpl-3.0 (upstream copying or license)","label":"GPL-3.0 (upstream COPYING or LICENSE)","count":6},{"value":"gpl-3.0-only","label":"GPL-3.0-only","count":4},{"value":"gpl-3.0-or-later","label":"GPL-3.0-or-later","count":3},{"value":"heterogeneous component licenses (copying)","label":"Heterogeneous component licenses (COPYING)","count":1},{"value":"hotspot license","label":"HotSpot License","count":1},{"value":"isc","label":"ISC","count":14},{"value":"lgpl-2.1-or-later","label":"LGPL-2.1-or-later","count":1},{"value":"lgpl-3.0-only or artistic-2.0","label":"LGPL-3.0-only OR Artistic-2.0","count":1},{"value":"lgpl-3.0-or-later","label":"LGPL-3.0-or-later","count":1},{"value":"mit","label":"MIT","count":20},{"value":"shl-0.51","label":"SHL-0.51","count":2},{"value":"solderpad-0.51","label":"Solderpad-0.51","count":4}],"language":[{"value":"ada","label":"Ada","count":1},{"value":"amaranth","label":"Amaranth","count":3},{"value":"analog","label":"Analog","count":222},{"value":"analog, verilog","label":"Analog, Verilog","count":1},{"value":"analog/mixed","label":"Analog/Mixed","count":1},{"value":"assembly","label":"Assembly","count":1},{"value":"c","label":"C","count":15},{"value":"c++","label":"C++","count":34},{"value":"c++17","label":"C++17","count":2},{"value":"c++20","label":"C++20","count":1},{"value":"capi2","label":"CAPI2","count":1},{"value":"chisel","label":"Chisel","count":19},{"value":"clash","label":"Clash","count":1},{"value":"custom gds","label":"Custom GDS","count":1},{"value":"dslx","label":"DSLX","count":1},{"value":"full custom","label":"Full Custom","count":6},{"value":"gatery","label":"Gatery","count":1},{"value":"gds","label":"GDS","count":3},{"value":"hardcaml","label":"HardCaml","count":2},{"value":"haskell","label":"Haskell","count":1},{"value":"hjson","label":"HJSON","count":1},{"value":"lef","label":"LEF","count":3},{"value":"magic","label":"Magic","count":2},{"value":"markdown, jupyter","label":"Markdown, Jupyter","count":1},{"value":"matlab","label":"MATLAB","count":1},{"value":"matlab/octave","label":"MATLAB/Octave","count":1},{"value":"migen","label":"Migen","count":1},{"value":"mixed","label":"Mixed","count":1},{"value":"mixed signal","label":"Mixed signal","count":1},{"value":"mixed signal (verilog + xschem)","label":"Mixed Signal (Verilog + xschem)","count":1},{"value":"mlir","label":"MLIR","count":1},{"value":"pdk collateral","label":"PDK collateral","count":2},{"value":"python","label":"Python","count":69},{"value":"python hdl","label":"Python HDL","count":1},{"value":"python, c++","label":"Python, C++","count":3},{"value":"python, tcl","label":"Python, Tcl","count":1},{"value":"quarto, python","label":"Quarto, Python","count":1},{"value":"ruby","label":"Ruby","count":2},{"value":"ruby, python","label":"Ruby, Python","count":1},{"value":"rust","label":"Rust","count":7},{"value":"scala","label":"Scala","count":5},{"value":"scheme","label":"Scheme","count":1},{"value":"shell","label":"Shell","count":2},{"value":"silice","label":"Silice","count":4},{"value":"spade","label":"Spade","count":1},{"value":"spice","label":"SPICE","count":3},{"value":"spice, tcl, yaml","label":"SPICE, Tcl, YAML","count":1},{"value":"spinalhdl","label":"SpinalHDL","count":7},{"value":"system verilog","label":"System Verilog","count":4},{"value":"systemverilog","label":"SystemVerilog","count":181},{"value":"systemverilog, tl-verilog","label":"SystemVerilog, TL-Verilog","count":2},{"value":"systemverilog/mlir","label":"SystemVerilog/MLIR","count":3},{"value":"tcl","label":"Tcl","count":4},{"value":"tl-verilog","label":"TL-Verilog","count":2},{"value":"verilog","label":"Verilog","count":1639},{"value":"verilog-2005","label":"Verilog-2005","count":1},{"value":"verilog, analog","label":"Verilog, Analog","count":1},{"value":"verilog, c (firmware)","label":"Verilog, C (firmware)","count":1},{"value":"verilog, systemverilog","label":"Verilog, SystemVerilog","count":1},{"value":"verilog/gds","label":"Verilog/GDS","count":1},{"value":"vhdl","label":"VHDL","count":27},{"value":"xls","label":"xls","count":3}],"stage":[{"value":"characterize","label":"CHARACTERIZE","count":18},{"value":"fpga","label":"FPGA","count":4},{"value":"pdk","label":"PDK","count":5},{"value":"physical","label":"PHYSICAL","count":26},{"value":"repro","label":"REPRO","count":5},{"value":"rtl","label":"RTL","count":1891},{"value":"schematic","label":"SCHEMATIC","count":12},{"value":"simulate","label":"SIMULATE","count":24},{"value":"synth","label":"SYNTH","count":3},{"value":"system","label":"SYSTEM","count":237},{"value":"verify","label":"VERIFY","count":23}],"evidence":[{"value":"derived","label":"derived","count":20},{"value":"license-checked","label":"license-checked","count":8},{"value":"not-tested","label":"not-tested","count":8},{"value":"source-linked","label":"source-linked","count":2351},{"value":"upstream-documented","label":"upstream-documented","count":8}],"docs":[{"value":"not-recorded","label":"not-recorded","count":8},{"value":"pinned","label":"pinned","count":8},{"value":"recorded","label":"recorded","count":2363}],"architecture":[{"value":"32-bit risc-v","label":"32-bit RISC-V","count":1},{"value":"rv32ec","label":"RV32EC","count":1},{"value":"rv32imc","label":"RV32IMC","count":1},{"value":"rv32imcb","label":"RV32IMCB","count":1}],"interface":[{"value":"fli","label":"FLI","count":1},{"value":"python","label":"Python","count":1},{"value":"tcl","label":"Tcl","count":1},{"value":"vhpi","label":"VHPI","count":1},{"value":"vpi","label":"VPI","count":1}],"process":[{"value":"180nm–130nm hybrid","label":"180nm–130nm hybrid","count":1},{"value":"sky130","label":"SKY130","count":1}],"domain":[{"value":"digital","label":"Digital","count":1}]},"matchReasons":{"resource:riscv-formal":["title","metadata","description"],"resource:riscv-dv":["title","metadata","description"],"resource:riscv-tests":["title","metadata","description"],"resource:tt-3898d147e37b":["title","metadata"],"resource:tt-0cb610e56d70":["title","metadata"],"resource:tt-e99b1475b54e":["title","metadata"],"resource:tt-96bea216d905":["title","metadata"],"resource:tt-ac6c58ace24c":["title","metadata"],"resource:tt-b825ab160a28":["title","metadata"],"resource:tt-fa54cdb82d96":["title","metadata"],"resource:tt-1ea72da20e8e":["title","metadata"],"spec:riscv-rva22":["title","metadata"],"spec:riscv-rva23":["title","metadata"],"spec:riscv-vector":["title","metadata"],"resource:tt-34130d40ff0f":["title","metadata"],"resource:tt-7d0adb789525":["title","metadata"],"resource:tt-7d13e291b75c":["title","metadata"],"resource:tt-52db98669665":["title","metadata"],"resource:tt-80f933b3f9e4":["title","metadata"],"resource:tt-14d578a59325":["title","metadata"]},"entries":[{"id":"resource:riscv-formal","type":"resources","title":"RISC-V Formal","description":"A formal verification framework and interface for checking RISC-V processor implementations against ISA properties.","href":"/repo/riscv-formal","terms":"riscv-formal YosysHQ https://github.com/YosysHQ/riscv-formal Verification RISC-V formal verification SymbiYosys · SMT solvers SystemVerilog · Python Formal RISC-V Properties","evidence":"External index · ISC","source":"https://github.com/YosysHQ/riscv-formal","date":"Reviewed 2026-08-22","license":"ISC","languages":["SystemVerilog","Python"],"stage":"VERIFY","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:riscv-dv","type":"resources","title":"RISCV-DV","description":"A SystemVerilog and UVM random instruction generator for RISC-V processor verification.","href":"/repo/riscv-dv","terms":"riscv-dv CHIPS Alliance https://github.com/chipsalliance/riscv-dv Verification RISC-V ISA UVM · ISS co-sim SystemVerilog · Python UVM Random Co-simulation","evidence":"External index · Apache-2.0","source":"https://github.com/chipsalliance/riscv-dv","date":"Reviewed 2026-08-18","license":"Apache-2.0","languages":["SystemVerilog","Python"],"stage":"VERIFY","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:riscv-tests","type":"resources","title":"riscv-tests","description":"A repository of unit tests for RISC-V processors.","href":"/repo/riscv-tests","terms":"riscv-tests RISC-V Software https://github.com/riscv-software-src/riscv-tests Benchmark RISC-V processor unit testing riscv-gnu-toolchain Assembly · C RISC-V Tests ISA Verification","evidence":"External index · BSD-3-Clause","source":"https://github.com/riscv-software-src/riscv-tests","date":"Metadata checked 2026-09-26","license":"BSD-3-Clause","languages":["Assembly","C"],"stage":"REPRO","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-3898d147e37b","type":"resources","title":"(IEEE) rv32i RISC-V ALU","description":"Tiny Tapeout SKY 26b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-3898d147e37b","terms":"tt-3898d147e37b AhmedMustakim-777 https://github.com/AhmedMustakim-777/tt-riscv-alu Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout SKY 26b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/AhmedMustakim-777/tt-riscv-alu","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-0cb610e56d70","type":"resources","title":"(IEEE) rv32i RISC-V Branch Condition Unit","description":"Tiny Tapeout SKY 26b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-0cb610e56d70","terms":"tt-0cb610e56d70 AhmedMustakim-777 https://github.com/AhmedMustakim-777/tt-riscv-branch Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout SKY 26b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/AhmedMustakim-777/tt-riscv-branch","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-e99b1475b54e","type":"resources","title":"ENSEIRB-MATMECA RISC-V processor","description":"Tiny Tapeout IHP 25b design submission. Project metadata identifies its implementation as SystemVerilog; source and license are linked at the submitted revision.","href":"/repo/tt-e99b1475b54e","terms":"tt-e99b1475b54e mescoutelou https://github.com/mescoutelou/TTIHP25b_emmk_riscv Submitted Design Tiny Tapeout submitted design See the pinned project documentation SystemVerilog Tiny Tapeout Submitted design Tiny Tapeout IHP 25b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/mescoutelou/TTIHP25b_emmk_riscv","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["SystemVerilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-96bea216d905","type":"resources","title":"ITS-RISCV","description":"Tiny Tapeout 9 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-96bea216d905","terms":"tt-96bea216d905 BambangTW https://github.com/BambangTW/tt09-ITS-RISCV Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout 9 Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/BambangTW/tt09-ITS-RISCV","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-ac6c58ace24c","type":"resources","title":"KianV RISC-V RV32E Baremetal SoC","description":"Tiny Tapeout 7 design submission. Project metadata identifies its implementation as verilog; source and license are linked at the submitted revision.","href":"/repo/tt-ac6c58ace24c","terms":"tt-ac6c58ace24c splinedrive https://github.com/splinedrive/RISCV-KianV-BareMetalStyle Submitted Design Tiny Tapeout submitted design See the pinned project documentation verilog Tiny Tapeout Submitted design Tiny Tapeout 7 Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/splinedrive/RISCV-KianV-BareMetalStyle","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-b825ab160a28","type":"resources","title":"KianV RISC-V RV32E Baremetal SoC","description":"Tiny Tapeout SKY 25b design submission. Project metadata identifies its implementation as verilog; source and license are linked at the submitted revision.","href":"/repo/tt-b825ab160a28","terms":"tt-b825ab160a28 by17s https://github.com/by17s/RISCV-KianV-BareMetalStyle Submitted Design Tiny Tapeout submitted design See the pinned project documentation verilog Tiny Tapeout Submitted design Tiny Tapeout SKY 25b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/by17s/RISCV-KianV-BareMetalStyle","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-fa54cdb82d96","type":"resources","title":"RISC-V Mini","description":"Tiny Tapeout 9 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-fa54cdb82d96","terms":"tt-fa54cdb82d96 RickGao https://github.com/RickGao/RISC-V-Mini Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout 9 Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/RickGao/RISC-V-Mini","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-1ea72da20e8e","type":"resources","title":"RISC-V Mini IHP","description":"Tiny Tapeout IHP 25b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-1ea72da20e8e","terms":"tt-1ea72da20e8e thuehlinger https://github.com/thuehlinger/tt-ihp25b-riscv-mini Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout IHP 25b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/thuehlinger/tt-ihp25b-riscv-mini","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"spec:riscv-rva22","type":"specs","title":"RISC-V RVA22 Profile","description":"Ratified application-processor profile metadata linked to the official reference.","href":"/specs/riscv-rva22","terms":"riscv-rva22 Architecture RISC-V International Not applicable ISA profile Profile RVA22 Official reference Version 1.0 Official reference Scope Application processors Official profile document","evidence":"Source-linked · conditions apply","source":"https://docs.riscv.org/reference/rva20-rvi20-rva22/rva22.html","date":"2026-08-28"},{"id":"spec:riscv-rva23","type":"specs","title":"RISC-V RVA23","description":"Profile entity with status and implementation scope separated.","href":"/specs/riscv-rva23","terms":"riscv-rva23 Compute Architecture RISC-V International Implementation-specific Not applicable Profile RVA23 Official specification index ISA basis RISC-V Official documentation Implementation Vendor-specific No performance comparison","evidence":"Source-linked · conditions apply","source":"https://riscv.org/specifications/ratified/","date":"2026-08-26"},{"id":"spec:riscv-vector","type":"specs","title":"RISC-V Vector Extension","description":"Open ISA extension entity with version-specific source links.","href":"/specs/riscv-vector","terms":"riscv-vector Compute Architecture RISC-V International Implementation-specific Not applicable Extension Vector Official specification index Vector length Implementation-specific No assumed width Performance Workload-specific Benchmark source required","evidence":"Source-linked · conditions apply","source":"https://riscv.org/specifications/ratified/","date":"2026-08-26"},{"id":"resource:tt-34130d40ff0f","type":"resources","title":"RISCV Processor Design","description":"Tiny Tapeout 9 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-34130d40ff0f","terms":"tt-34130d40ff0f KoushikCSN https://github.com/KoushikCSN/TT_RISCV Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout 9 Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/KoushikCSN/TT_RISCV","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-7d0adb789525","type":"resources","title":"RISCV Processor Design","description":"Tiny Tapeout 9 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-7d0adb789525","terms":"tt-7d0adb789525 Nishanth2969 https://github.com/Nishanth2969/TT_RISCV Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout 9 Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/Nishanth2969/TT_RISCV","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-7d13e291b75c","type":"resources","title":"Tiny RISC-V","description":"Tiny Tapeout SKY 26a design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-7d13e291b75c","terms":"tt-7d13e291b75c soujanyacccir https://github.com/soujanyacccir/ttsky-CIT_RISCV Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout SKY 26a Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/soujanyacccir/ttsky-CIT_RISCV","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-52db98669665","type":"resources","title":"ttihp-26a-risc-v-wg-swc1","description":"Tiny Tapeout IHP 26a design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-52db98669665","terms":"tt-52db98669665 risc-v-wg https://github.com/risc-v-wg/ttihp-26a-risc-v-wg-swc1 Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout IHP 26a Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/risc-v-wg/ttihp-26a-risc-v-wg-swc1","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-80f933b3f9e4","type":"resources","title":"TTSKY25b-RISCV-Core","description":"Tiny Tapeout SKY 25b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","href":"/repo/tt-80f933b3f9e4","terms":"tt-80f933b3f9e4 davidawad https://github.com/davidawad/TTSKY25b-RISCV-Core Submitted Design Tiny Tapeout submitted design See the pinned project documentation Verilog Tiny Tapeout Submitted design Tiny Tapeout SKY 25b Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/davidawad/TTSKY25b-RISCV-Core","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["Verilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]},{"id":"resource:tt-14d578a59325","type":"resources","title":"UTOSS RISC-V core","description":"Tiny Tapeout GF 26a design submission. Project metadata identifies its implementation as SystemVerilog; source and license are linked at the submitted revision.","href":"/repo/tt-14d578a59325","terms":"tt-14d578a59325 UTOSS https://github.com/UTOSS/risc-v-ttgf Submitted Design Tiny Tapeout submitted design See the pinned project documentation SystemVerilog Tiny Tapeout Submitted design Tiny Tapeout GF 26a Digital interface","evidence":"External index · Apache-2.0","source":"https://github.com/UTOSS/risc-v-ttgf","date":"Registry indexed 2026-09-26","license":"Apache-2.0","languages":["SystemVerilog"],"stage":"RTL","architecture":[],"interfaces":[],"processes":[],"domains":[],"evidenceStatuses":["source-linked"]}],"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}