{"apiVersion":"1.0","data":{"id":"xschem","name":"Xschem","owner":"Stefan Frederik Schippers","source":"https://github.com/StefanSchippers/xschem","licenseSource":"https://raw.githubusercontent.com/StefanSchippers/xschem/master/LICENSE","license":"GPL-2.0-or-later","description":"Xschem is a schematic editor for VLSI, ASIC, and analog custom designs with SPICE, VHDL, and Verilog netlisting backends.","domains":["Analog","Mixed-signal"],"kind":"Tool","tasks":["Schematic"],"language":"C","target":"Hierarchical parametric schematic capture and netlisting","toolchain":"SPICE, VHDL, Verilog","tags":["schematic","SPICE","netlisting"],"discoverySources":["https://github.com/iic-jku/IIC-OSIC-TOOLS#3-installed-tools","https://github.com/iic-jku/analog-circuit-design"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/StefanSchippers/xschem/master/README.md","licenseUrl":"https://raw.githubusercontent.com/StefanSchippers/xschem/master/LICENSE","licenseSha256":"97b572b25ba9697aab0bbd614df6963f371a6cf1708fd087481e2c09f6f939d8","checkedAt":"2026-09-26T18:00:00Z","notes":"License permits GPL version 2 or later."},"cloneUrl":"https://github.com/StefanSchippers/xschem.git","type":"Open EDA","stage":"SCHEMATIC","sourceLabel":"github.com/StefanSchippers/xschem","status":"External index","activitySource":"https://raw.githubusercontent.com/StefanSchippers/xschem/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"License permits GPL version 2 or later.","accent":"green","glyph":"XS","passport":null,"links":{"self":"/api/v1/resources/xschem","html":"/repo/xschem","evidence":"/api/v1/resources/xschem/evidence","runs":"/api/v1/resources/xschem/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}