{"apiVersion":"1.0","data":{"id":"verilog-i2c","name":"Verilog I2C","owner":"Alex Forencich","source":"https://github.com/alexforencich/verilog-i2c","licenseSource":"https://github.com/alexforencich/verilog-i2c/blob/master/COPYING","license":"MIT","description":"Verilog I2C interface components with a MyHDL testbench and bus cosimulation endpoints.","domains":["Digital","FPGA"],"kind":"IP/Design","tasks":["Architecture","Verification"],"language":"Verilog · Python","target":"I2C peripheral interfaces","toolchain":"See upstream documentation","tags":["I2C","Verilog","Peripheral","MyHDL"],"discoverySources":["https://github.com/alexforencich/verilog-i2c"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/alexforencich/verilog-i2c/master/README.md","licenseUrl":"https://raw.githubusercontent.com/alexforencich/verilog-i2c/master/COPYING","licenseSha256":"9a3d2d9df500459598f939d20f659191c73881eb8d88fd24d0f81a12438320ea","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; README marks the repository superseded by taxi; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/alexforencich/verilog-i2c","status":"External index","activitySource":"https://raw.githubusercontent.com/alexforencich/verilog-i2c/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; README marks the repository superseded by taxi; not run.","accent":"blue","glyph":"VE","passport":null,"links":{"self":"/api/v1/resources/verilog-i2c","html":"/repo/verilog-i2c","evidence":"/api/v1/resources/verilog-i2c/evidence","runs":"/api/v1/resources/verilog-i2c/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}