{"apiVersion":"1.0","data":{"id":"verilog-ethernet","name":"Verilog Ethernet Components","owner":"Alex Forencich","source":"https://github.com/alexforencich/verilog-ethernet","licenseSource":"https://github.com/alexforencich/verilog-ethernet/blob/master/COPYING","license":"MIT","description":"A collection of Ethernet components in Verilog.","domains":["Digital","FPGA"],"kind":"IP/Design","tasks":["Architecture","Verification"],"language":"Verilog · Python","target":"Ethernet interface logic","toolchain":"See upstream documentation","tags":["Ethernet","Verilog","Networking","FPGA"],"discoverySources":["https://github.com/alexforencich/verilog-ethernet"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/alexforencich/verilog-ethernet/master/README.md","licenseUrl":"https://raw.githubusercontent.com/alexforencich/verilog-ethernet/master/COPYING","licenseSha256":"8ea57f95365e9b16a5b516f422b71269183a1ae53bab5878ae6d69039e58fe77","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; README marks the repository superseded by taxi; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/alexforencich/verilog-ethernet","status":"External index","activitySource":"https://raw.githubusercontent.com/alexforencich/verilog-ethernet/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; README marks the repository superseded by taxi; not run.","accent":"blue","glyph":"VE","passport":null,"links":{"self":"/api/v1/resources/verilog-ethernet","html":"/repo/verilog-ethernet","evidence":"/api/v1/resources/verilog-ethernet/evidence","runs":"/api/v1/resources/verilog-ethernet/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}