{"apiVersion":"1.0","data":{"id":"veer-eh1","name":"VeeR EH1","owner":"CHIPS Alliance","source":"https://github.com/chipsalliance/Cores-SweRV","licenseSource":"https://github.com/chipsalliance/Cores-SweRV/blob/main/LICENSE","license":"Apache-2.0","description":"The VeeR EH1 RISC-V core design RTL.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture","Verification"],"language":"SystemVerilog","target":"VeeR EH1 RISC-V core RTL","toolchain":"See upstream documentation","tags":["RISC-V","CPU","RTL","VeeR"],"discoverySources":["https://github.com/chipsalliance"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/chipsalliance/Cores-SweRV/main/README.md","licenseUrl":"https://raw.githubusercontent.com/chipsalliance/Cores-SweRV/main/LICENSE","licenseSha256":"eb3203ed1cc2086e377b0d6cc7603be45d19739d47101ee2f8813f724be9c353","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; README notes tools files may have different terms; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/chipsalliance/Cores-SweRV","status":"External index","activitySource":"https://raw.githubusercontent.com/chipsalliance/Cores-SweRV/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; README notes tools files may have different terms; not run.","accent":"blue","glyph":"VE","passport":null,"links":{"self":"/api/v1/resources/veer-eh1","html":"/repo/veer-eh1","evidence":"/api/v1/resources/veer-eh1/evidence","runs":"/api/v1/resources/veer-eh1/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}