{"apiVersion":"1.0","data":{"id":"uhdm","name":"Universal Hardware Data Model","owner":"CHIPS Alliance","source":"https://github.com/chipsalliance/UHDM","licenseSource":"https://github.com/chipsalliance/UHDM/blob/master/LICENSE","license":"Apache-2.0","description":"A generated C++ SystemVerilog object model with VPI, serialization, and visitor interfaces.","domains":["Digital"],"kind":"Model/Library","tasks":["Verification","Synthesis"],"language":"C++ · SystemVerilog","target":"SystemVerilog object-model interchange","toolchain":"VPI","tags":["UHDM","VPI","SystemVerilog","AST"],"discoverySources":["https://github.com/chipsalliance"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/chipsalliance/UHDM/master/README.md","licenseUrl":"https://raw.githubusercontent.com/chipsalliance/UHDM/master/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Model & Library","stage":"VERIFY","sourceLabel":"github.com/chipsalliance/UHDM","status":"External index","activitySource":"https://raw.githubusercontent.com/chipsalliance/UHDM/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"UN","passport":null,"links":{"self":"/api/v1/resources/uhdm","html":"/repo/uhdm","evidence":"/api/v1/resources/uhdm/evidence","runs":"/api/v1/resources/uhdm/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}