{"apiVersion":"1.0","data":{"id":"tt-d5609c8c3141","name":"Pulse Width Modulation","owner":"OnSachinSharma","source":"https://github.com/OnSachinSharma/tt06-verilog-PWM","licenseSource":"https://github.com/OnSachinSharma/tt06-verilog-PWM/blob/078d9dd50af6e94d5290f3030b67270a38c0a0cc/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout 6 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout 6","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-06/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/OnSachinSharma/tt06-verilog-PWM/blob/078d9dd50af6e94d5290f3030b67270a38c0a0cc/info.yaml","licenseUrl":"https://raw.githubusercontent.com/OnSachinSharma/tt06-verilog-PWM/078d9dd50af6e94d5290f3030b67270a38c0a0cc/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:35:59.330489+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"078d9dd50af6e94d5290f3030b67270a38c0a0cc","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"3cfb5374ca0dad5aa9dac6a6ba99c04e946325bf3f8039a9a1d1046efcb5c7a8","aliases":["tt_um_shivam","tt06-verilog-PWM"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/OnSachinSharma/tt06-verilog-PWM","status":"External index","activitySource":"https://github.com/OnSachinSharma/tt06-verilog-PWM/blob/078d9dd50af6e94d5290f3030b67270a38c0a0cc/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"PU","passport":null,"links":{"self":"/api/v1/resources/tt-d5609c8c3141","html":"/repo/tt-d5609c8c3141","evidence":"/api/v1/resources/tt-d5609c8c3141/evidence","runs":"/api/v1/resources/tt-d5609c8c3141/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}