{"apiVersion":"1.0","data":{"id":"tt-d2a6a01e3b30","name":"4x4NPU: Dual-Lane INT4 Neural Accelerator","owner":"Maadeshwar","source":"https://github.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC","licenseSource":"https://github.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC/blob/ac72496345c7820059b4e087447dbabdfbf97564/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout IHP 26b design submission. Project metadata identifies its implementation as SystemVerilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"SystemVerilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout IHP 26b","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-ihp-26b/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC/blob/ac72496345c7820059b4e087447dbabdfbf97564/info.yaml","licenseUrl":"https://raw.githubusercontent.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC/ac72496345c7820059b4e087447dbabdfbf97564/LICENSE","licenseSha256":"1f3fa6ae48063fe20af450cdcf30712927a7440f9fd78d02d1d19ed7fc4a605f","checkedAt":"2026-09-26T19:37:20.036728+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"ac72496345c7820059b4e087447dbabdfbf97564","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"b9810c94308843a23865ec59d1a66db094d71c443e1c6657d6f38cbc6ced9a65","aliases":["tt_um_4x4npu","Maadeshwar_4x4NPU_IEEE_EDS_VITC"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC","status":"External index","activitySource":"https://github.com/Maadeshwar/Maadeshwar_4x4NPU_IEEE_EDS_VITC/blob/ac72496345c7820059b4e087447dbabdfbf97564/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"4X","passport":null,"links":{"self":"/api/v1/resources/tt-d2a6a01e3b30","html":"/repo/tt-d2a6a01e3b30","evidence":"/api/v1/resources/tt-d2a6a01e3b30/evidence","runs":"/api/v1/resources/tt-d2a6a01e3b30/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}