{"apiVersion":"1.0","data":{"id":"tt-7ecc8e6ae99a","name":"8-bit MIPS Single Cycle Processor","owner":"tapeoutcutm","source":"https://github.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog","licenseSource":"https://github.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog/blob/f8846410180522df6ea9ddddc204a6e0bf1eff0d/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout SKY 25a design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout SKY 25a","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-sky-25a/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog/blob/f8846410180522df6ea9ddddc204a6e0bf1eff0d/info.yaml","licenseUrl":"https://raw.githubusercontent.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog/f8846410180522df6ea9ddddc204a6e0bf1eff0d/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:37:23.685990+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"f8846410180522df6ea9ddddc204a6e0bf1eff0d","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"fa98f593767e7a44dfe4d609b97648f1a0b8cc04b7c7a8bd53b4047d289b1912","aliases":["tt_um_kishorenetheti_tt16_mips","Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog","status":"External index","activitySource":"https://github.com/tapeoutcutm/Single-Cycle-8-bit-MIPS-Processor-Design-in-Verilog/blob/f8846410180522df6ea9ddddc204a6e0bf1eff0d/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"8B","passport":null,"links":{"self":"/api/v1/resources/tt-7ecc8e6ae99a","html":"/repo/tt-7ecc8e6ae99a","evidence":"/api/v1/resources/tt-7ecc8e6ae99a/evidence","runs":"/api/v1/resources/tt-7ecc8e6ae99a/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}