{"apiVersion":"1.0","data":{"id":"tt-7e46bcfceb45","name":"SIC-1 8-bit SUBLEQ Single Instruction Computer","owner":"urish","source":"https://github.com/urish/tt-subleq-sic1","licenseSource":"https://github.com/urish/tt-subleq-sic1/blob/27ee6975c08b04fb0ba367adf52afa66635e334d/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout IHP 0p4 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout IHP 0p4","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-ihp-0p4/shuttle_index.json","https://tinytapeout.github.io/tinytapeout-ihp-25b/shuttle_index.json","https://tinytapeout.github.io/tinytapeout-sky-25b/shuttle_index.json","https://tinytapeout.github.io/tinytapeout-sky-26c/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/urish/tt-subleq-sic1/blob/27ee6975c08b04fb0ba367adf52afa66635e334d/info.yaml","licenseUrl":"https://raw.githubusercontent.com/urish/tt-subleq-sic1/27ee6975c08b04fb0ba367adf52afa66635e334d/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:36:54.765708+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"27ee6975c08b04fb0ba367adf52afa66635e334d","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"72aa03e362b08031af6eeaabf31568f0310f4c1fe2504c381b393f12e90e5878","aliases":["tt_um_urish_sic1","tt-subleq-sic1"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/urish/tt-subleq-sic1","status":"External index","activitySource":"https://github.com/urish/tt-subleq-sic1/blob/27ee6975c08b04fb0ba367adf52afa66635e334d/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"SI","passport":null,"links":{"self":"/api/v1/resources/tt-7e46bcfceb45","html":"/repo/tt-7e46bcfceb45","evidence":"/api/v1/resources/tt-7e46bcfceb45/evidence","runs":"/api/v1/resources/tt-7e46bcfceb45/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}