{"apiVersion":"1.0","data":{"id":"tt-796a21d3b708","name":"tt_classic_vga_clock_by_TT","owner":"Some-Other-Random-Person","source":"https://github.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT","licenseSource":"https://github.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT/blob/950427ba6e6e85351d9821079886b7372e3e4683/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout SKY 25b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout SKY 25b","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-sky-25b/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT/blob/950427ba6e6e85351d9821079886b7372e3e4683/info.yaml","licenseUrl":"https://raw.githubusercontent.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT/950427ba6e6e85351d9821079886b7372e3e4683/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:37:30.343071+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"950427ba6e6e85351d9821079886b7372e3e4683","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"b9d62657247be9ebded2212a96e792141e91478a9db8c9ba91c926b0cfbe4faf","aliases":["tt_um_classic_vga_clock","tt_classic_vga_clock_by_TT"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT","status":"External index","activitySource":"https://github.com/Some-Other-Random-Person/tt_classic_vga_clock_by_TT/blob/950427ba6e6e85351d9821079886b7372e3e4683/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"TT","passport":null,"links":{"self":"/api/v1/resources/tt-796a21d3b708","html":"/repo/tt-796a21d3b708","evidence":"/api/v1/resources/tt-796a21d3b708/evidence","runs":"/api/v1/resources/tt-796a21d3b708/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}