{"apiVersion":"1.0","data":{"id":"tt-6c86ba488851","name":"CMOS design of 4-bit Signed Adder Subtractor","owner":"ChiranjitPatel","source":"https://github.com/ChiranjitPatel/tt08_SignedAddSub_HDL","licenseSource":"https://github.com/ChiranjitPatel/tt08_SignedAddSub_HDL/blob/f2174054d3ee7b97bb7075c8d1027794b842d70e/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout 8 design submission. Project metadata identifies its implementation as SystemVerilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"SystemVerilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout 8","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-08/shuttle_index.json","https://tinytapeout.github.io/tinytapeout-ihp-25a/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/ChiranjitPatel/tt08_SignedAddSub_HDL/blob/f2174054d3ee7b97bb7075c8d1027794b842d70e/info.yaml","licenseUrl":"https://raw.githubusercontent.com/ChiranjitPatel/tt08_SignedAddSub_HDL/f2174054d3ee7b97bb7075c8d1027794b842d70e/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:36:15.211815+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"f2174054d3ee7b97bb7075c8d1027794b842d70e","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"a366e520ee139d03b78786a66815804359f73c7d8acc45c887dfa27d7355719a","aliases":["tt_um_sign_addsub","tt08_SignedAddSub_HDL"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/ChiranjitPatel/tt08_SignedAddSub_HDL","status":"External index","activitySource":"https://github.com/ChiranjitPatel/tt08_SignedAddSub_HDL/blob/f2174054d3ee7b97bb7075c8d1027794b842d70e/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"CM","passport":null,"links":{"self":"/api/v1/resources/tt-6c86ba488851","html":"/repo/tt-6c86ba488851","evidence":"/api/v1/resources/tt-6c86ba488851/evidence","runs":"/api/v1/resources/tt-6c86ba488851/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}