{"apiVersion":"1.0","data":{"id":"tt-39307c4af881","name":"3 Neuron ALIF","owner":"and-rewsmith","source":"https://github.com/and-rewsmith/tt09-verilog-template-andrewsmith","licenseSource":"https://github.com/and-rewsmith/tt09-verilog-template-andrewsmith/blob/4f1b3ca388ec16ae1b8a81aa9d8252c35b17704b/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout 9 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout 9","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-09/shuttle_index.json","https://tinytapeout.github.io/tinytapeout-ihp-25a/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/and-rewsmith/tt09-verilog-template-andrewsmith/blob/4f1b3ca388ec16ae1b8a81aa9d8252c35b17704b/info.yaml","licenseUrl":"https://raw.githubusercontent.com/and-rewsmith/tt09-verilog-template-andrewsmith/4f1b3ca388ec16ae1b8a81aa9d8252c35b17704b/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:36:24.109321+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"4f1b3ca388ec16ae1b8a81aa9d8252c35b17704b","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"6781f8d677de79e492a7c3e41dd789d40712312aac03ca0d76e622651bd5c21d","aliases":["tt_um_alif","tt09-verilog-template-andrewsmith"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/and-rewsmith/tt09-verilog-template-andrewsmith","status":"External index","activitySource":"https://github.com/and-rewsmith/tt09-verilog-template-andrewsmith/blob/4f1b3ca388ec16ae1b8a81aa9d8252c35b17704b/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"3N","passport":null,"links":{"self":"/api/v1/resources/tt-39307c4af881","html":"/repo/tt-39307c4af881","evidence":"/api/v1/resources/tt-39307c4af881/evidence","runs":"/api/v1/resources/tt-39307c4af881/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}