{"apiVersion":"1.0","data":{"id":"tt-31672cafe621","name":"Izhikevich event bridge (4 contexts)","owner":"Abiaselli","source":"https://github.com/Abiaselli/ttihp-IZH-logic-gate-2x3","licenseSource":"https://github.com/Abiaselli/ttihp-IZH-logic-gate-2x3/blob/e8d13c3dae10eab6124010384647a7262a851351/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout IHP 26b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout IHP 26b","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-ihp-26b/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/Abiaselli/ttihp-IZH-logic-gate-2x3/blob/e8d13c3dae10eab6124010384647a7262a851351/info.yaml","licenseUrl":"https://raw.githubusercontent.com/Abiaselli/ttihp-IZH-logic-gate-2x3/e8d13c3dae10eab6124010384647a7262a851351/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:37:20.110053+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"e8d13c3dae10eab6124010384647a7262a851351","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"2a860f47475aa1d5f105f70ad8fbf01fffbd990699660d161c128821036c1299","aliases":["tt_um_abiaselli_izh_bridge_3x2","ttihp-IZH-logic-gate-2x3"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/Abiaselli/ttihp-IZH-logic-gate-2x3","status":"External index","activitySource":"https://github.com/Abiaselli/ttihp-IZH-logic-gate-2x3/blob/e8d13c3dae10eab6124010384647a7262a851351/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"IZ","passport":null,"links":{"self":"/api/v1/resources/tt-31672cafe621","html":"/repo/tt-31672cafe621","evidence":"/api/v1/resources/tt-31672cafe621/evidence","runs":"/api/v1/resources/tt-31672cafe621/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}