{"apiVersion":"1.0","data":{"id":"tt-1c5ff61669c8","name":"4 bit RAM","owner":"asilvaj1","source":"https://github.com/asilvaj1/tt04-submission_silva_ram","licenseSource":"https://github.com/asilvaj1/tt04-submission_silva_ram/blob/4e103360dc9308a11ea0daa709e7ad6c48d55de4/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout 6 design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout 6","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-06/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/asilvaj1/tt04-submission_silva_ram/blob/4e103360dc9308a11ea0daa709e7ad6c48d55de4/info.yaml","licenseUrl":"https://raw.githubusercontent.com/asilvaj1/tt04-submission_silva_ram/4e103360dc9308a11ea0daa709e7ad6c48d55de4/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:36:04.888505+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"4e103360dc9308a11ea0daa709e7ad6c48d55de4","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"9edbfe373487988c569f6ccd19dda0d2ef6587aa84d1dcf471a85b4789e8444f","aliases":["tt_um_ram","tt04-submission_silva_ram"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/asilvaj1/tt04-submission_silva_ram","status":"External index","activitySource":"https://github.com/asilvaj1/tt04-submission_silva_ram/blob/4e103360dc9308a11ea0daa709e7ad6c48d55de4/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"4B","passport":null,"links":{"self":"/api/v1/resources/tt-1c5ff61669c8","html":"/repo/tt-1c5ff61669c8","evidence":"/api/v1/resources/tt-1c5ff61669c8/evidence","runs":"/api/v1/resources/tt-1c5ff61669c8/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}