{"apiVersion":"1.0","data":{"id":"tt-18a40a854c2b","name":"8-bit Comparator","owner":"Cambridge-CIT-ASIC-Tapeouts","source":"https://github.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project","licenseSource":"https://github.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project/blob/df290d68d5147b958e06b008a1ce5d1b76fbd528/LICENSE","license":"Apache-2.0","description":"Tiny Tapeout GF 26b design submission. Project metadata identifies its implementation as Verilog; source and license are linked at the submitted revision.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture"],"language":"Verilog","target":"Tiny Tapeout submitted design","toolchain":"See the pinned project documentation","tags":["Tiny Tapeout","Submitted design","Tiny Tapeout GF 26b","Digital interface"],"discoverySources":["https://tinytapeout.github.io/tinytapeout-gf-26b/shuttle_index.json"],"evidence":{"readmeUrl":"https://github.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project/blob/df290d68d5147b958e06b008a1ce5d1b76fbd528/info.yaml","licenseUrl":"https://raw.githubusercontent.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project/df290d68d5147b958e06b008a1ce5d1b76fbd528/LICENSE","licenseSha256":"c71d239df91726fc519c6eb72d318ec65820627232b2f796219e87dcf35d0ab4","checkedAt":"2026-09-26T19:36:45.109938+00:00","notes":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub."},"sourceRevision":"df290d68d5147b958e06b008a1ce5d1b76fbd528","registry":"Tiny Tapeout","reviewMethod":"registry_metadata","metadataSha256":"a36a00543fddad0cd6f63f7740bb42b328bec75d5c419a566bb6368bc61159cb","aliases":["tt_um_comp8","VLSI-project"],"type":"Submitted Design","stage":"RTL","sourceLabel":"github.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project","status":"External index","activitySource":"https://github.com/Cambridge-CIT-ASIC-Tapeouts/VLSI-project/blob/df290d68d5147b958e06b008a1ce5d1b76fbd528/info.yaml","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Registry indexed 2026-09-26","licenseScope":"Registry metadata import. License text matched a recognized root grant at the submitted revision; third-party files may have separate terms. Source metadata is author supplied. No build, fabrication, or measurement claim is made by Hub.","accent":"blue","glyph":"8B","passport":null,"links":{"self":"/api/v1/resources/tt-18a40a854c2b","html":"/repo/tt-18a40a854c2b","evidence":"/api/v1/resources/tt-18a40a854c2b/evidence","runs":"/api/v1/resources/tt-18a40a854c2b/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}