{"apiVersion":"1.0","data":{"id":"surelog","name":"Surelog","owner":"CHIPS Alliance","source":"https://github.com/chipsalliance/Surelog","licenseSource":"https://github.com/chipsalliance/Surelog/blob/master/LICENSE","license":"Apache-2.0","description":"A SystemVerilog 2017 preprocessor, parser, elaborator, and UHDM compiler with C/C++ VPI and Python AST APIs.","domains":["Digital"],"kind":"Tool","tasks":["Verification","Synthesis"],"language":"C++ · SystemVerilog · Python","target":"SystemVerilog design and testbench front end","toolchain":"UHDM · VPI","tags":["SystemVerilog","Parser","Elaboration","UHDM"],"discoverySources":["https://github.com/chipsalliance","https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/chipsalliance/Surelog/master/README.md","licenseUrl":"https://raw.githubusercontent.com/chipsalliance/Surelog/master/LICENSE","licenseSha256":"7c1b5f6e7c7ec0f0984fde4a3addf69e9e8d11c674127deec87b6723f1ac480d","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"VERIFY","sourceLabel":"github.com/chipsalliance/Surelog","status":"External index","activitySource":"https://raw.githubusercontent.com/chipsalliance/Surelog/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"SU","passport":null,"links":{"self":"/api/v1/resources/surelog","html":"/repo/surelog","evidence":"/api/v1/resources/surelog/evidence","runs":"/api/v1/resources/surelog/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}