{"apiVersion":"1.0","data":{"id":"siliconcompiler","name":"SiliconCompiler","owner":"SiliconCompiler project","source":"https://github.com/siliconcompiler/siliconcompiler","licenseSource":"https://github.com/siliconcompiler/siliconcompiler/blob/main/LICENSE","license":"Apache-2.0","description":"A software framework for automating digital ASIC and FPGA compilation flows.","domains":["Digital","FPGA"],"kind":"Flow","tasks":["Synthesis","Layout","Routing","Timing/Power","Verification"],"language":"Python","target":"Digital ASIC and FPGA design compilation","toolchain":"See upstream documentation","tags":["ASIC","FPGA","Flow","Automation"],"discoverySources":["https://github.com/siliconcompiler/siliconcompiler","https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/siliconcompiler/siliconcompiler/main/README.md","licenseUrl":"https://raw.githubusercontent.com/siliconcompiler/siliconcompiler/main/LICENSE","licenseSha256":"95b2d1eac468fc260939fed25601e2f94e8265d0fc7ac1121191394d96b33901","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Design Flow","stage":"PHYSICAL","sourceLabel":"github.com/siliconcompiler/siliconcompiler","status":"External index","activitySource":"https://raw.githubusercontent.com/siliconcompiler/siliconcompiler/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"SI","passport":null,"links":{"self":"/api/v1/resources/siliconcompiler","html":"/repo/siliconcompiler","evidence":"/api/v1/resources/siliconcompiler/evidence","runs":"/api/v1/resources/siliconcompiler/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}