{"apiVersion":"1.0","data":{"id":"serv","name":"SERV","owner":"Olof Kindgren","source":"https://github.com/olofk/serv","licenseSource":"https://github.com/olofk/serv/blob/main/LICENSE","license":"ISC","description":"A bit-serial RISC-V CPU core intended for very small implementations.","domains":["Digital","FPGA"],"kind":"IP/Design","tasks":["Architecture","Verification","Synthesis"],"language":"Verilog","target":"Bit-serial RISC-V processing","toolchain":"See upstream documentation","tags":["RISC-V","CPU","Bit serial","Verilog"],"discoverySources":["https://github.com/olofk/serv"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/olofk/serv/main/README.md","licenseUrl":"https://raw.githubusercontent.com/olofk/serv/main/LICENSE","licenseSha256":"d9a1bd691f04280a8369a4aa69b6be20c0e2ee6d164a17ad8a8ef49da8ea0ea9","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/olofk/serv","status":"External index","activitySource":"https://raw.githubusercontent.com/olofk/serv/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"SE","passport":null,"links":{"self":"/api/v1/resources/serv","html":"/repo/serv","evidence":"/api/v1/resources/serv/evidence","runs":"/api/v1/resources/serv/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}