{"apiVersion":"1.0","data":{"id":"pulp-register-interface","name":"Generic Register Interface","owner":"PULP Platform","source":"https://github.com/pulp-platform/register_interface","licenseSource":"https://github.com/pulp-platform/register_interface/blob/master/LICENSE","license":"Solderpad-0.51","description":"A register interface definition with APB, AXI-Lite, and AXI adapters plus a register-file generator.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture","Verification"],"language":"SystemVerilog · HJSON","target":"Memory-mapped register interfaces","toolchain":"See upstream documentation","tags":["Registers","AXI","APB","SystemVerilog"],"discoverySources":["https://github.com/pulp-platform"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/pulp-platform/register_interface/master/README.md","licenseUrl":"https://raw.githubusercontent.com/pulp-platform/register_interface/master/LICENSE","licenseSha256":"8632e4ec6001a712686e34f7955879a65d249b43b95b253f29a348f32804487a","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and Solderpad license body; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/pulp-platform/register_interface","status":"External index","activitySource":"https://raw.githubusercontent.com/pulp-platform/register_interface/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and Solderpad license body; not run.","accent":"blue","glyph":"GE","passport":null,"links":{"self":"/api/v1/resources/pulp-register-interface","html":"/repo/pulp-register-interface","evidence":"/api/v1/resources/pulp-register-interface/evidence","runs":"/api/v1/resources/pulp-register-interface/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}