{"apiVersion":"1.0","data":{"id":"project-trellis","name":"Project Trellis","owner":"YosysHQ","source":"https://github.com/YosysHQ/prjtrellis","licenseSource":"https://github.com/YosysHQ/prjtrellis/blob/main/COPYING","license":"ISC","description":"A device database and bitstream-creation toolset for an open ECP5 FPGA flow.","domains":["FPGA"],"kind":"Tool","tasks":["Synthesis","Routing","Fabrication/Test"],"language":"C++ · Python","target":"Lattice ECP5 FPGA implementation and bitstream creation","toolchain":"Yosys · nextpnr","tags":["ECP5","Lattice","Bitstream","FPGA"],"discoverySources":["https://github.com/YosysHQ/oss-cad-suite-build","https://github.com/YosysHQ"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/YosysHQ/prjtrellis/main/README.md","licenseUrl":"https://raw.githubusercontent.com/YosysHQ/prjtrellis/main/COPYING","licenseSha256":"b40de67c67eb5deb3adaffde2e90bc43310e6d1e2580c86286164512de6df49f","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"PHYSICAL","sourceLabel":"github.com/YosysHQ/prjtrellis","status":"External index","activitySource":"https://raw.githubusercontent.com/YosysHQ/prjtrellis/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"PR","passport":null,"links":{"self":"/api/v1/resources/project-trellis","html":"/repo/project-trellis","evidence":"/api/v1/resources/project-trellis/evidence","runs":"/api/v1/resources/project-trellis/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}