{"apiVersion":"1.0","data":{"id":"project-peppercorn","name":"Project Peppercorn","owner":"YosysHQ","source":"https://github.com/YosysHQ/prjpeppercorn","licenseSource":"https://github.com/YosysHQ/prjpeppercorn/blob/main/COPYING","license":"ISC","description":"GateMate FPGA bitstream documentation and tools.","domains":["FPGA"],"kind":"Tool","tasks":["Routing","Fabrication/Test"],"language":"C++ · Python","target":"Cologne Chip GateMate FPGA bitstream tooling","toolchain":"See upstream documentation","tags":["GateMate","Bitstream","FPGA","Cologne Chip"],"discoverySources":["https://github.com/YosysHQ/prjpeppercorn","https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/YosysHQ/prjpeppercorn/main/README.md","licenseUrl":"https://raw.githubusercontent.com/YosysHQ/prjpeppercorn/main/COPYING","licenseSha256":"7b4be27857b49681ad3e9ccd95bb16c18e942753e21ad8564006beecaf400f31","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"PHYSICAL","sourceLabel":"github.com/YosysHQ/prjpeppercorn","status":"External index","activitySource":"https://raw.githubusercontent.com/YosysHQ/prjpeppercorn/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"PR","passport":null,"links":{"self":"/api/v1/resources/project-peppercorn","html":"/repo/project-peppercorn","evidence":"/api/v1/resources/project-peppercorn/evidence","runs":"/api/v1/resources/project-peppercorn/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}