{"apiVersion":"1.0","data":{"id":"oss-cad-suite","name":"OSS CAD Suite","owner":"YosysHQ","source":"https://github.com/YosysHQ/oss-cad-suite-build","licenseSource":"https://github.com/YosysHQ/oss-cad-suite-build/blob/main/COPYING","license":"ISC","description":"A binary distribution of open-source software for digital logic design, including synthesis, formal, FPGA programming, and testing tools.","domains":["Digital","FPGA"],"kind":"Distribution","tasks":["Synthesis","Verification","Routing","Fabrication/Test"],"language":"Shell · Python","target":"Digital logic design tool distribution","toolchain":"See upstream documentation","tags":["Distribution","Yosys","FPGA","Formal"],"discoverySources":["https://github.com/YosysHQ/oss-cad-suite-build","https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/YosysHQ/oss-cad-suite-build/main/README.md","licenseUrl":"https://raw.githubusercontent.com/YosysHQ/oss-cad-suite-build/main/COPYING","licenseSha256":"308598ed33604843e00d015c990fff0ea517b849a65c1ab9500be5859ef754a3","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Tool Distribution","stage":"PHYSICAL","sourceLabel":"github.com/YosysHQ/oss-cad-suite-build","status":"External index","activitySource":"https://raw.githubusercontent.com/YosysHQ/oss-cad-suite-build/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"OS","passport":null,"links":{"self":"/api/v1/resources/oss-cad-suite","html":"/repo/oss-cad-suite","evidence":"/api/v1/resources/oss-cad-suite/evidence","runs":"/api/v1/resources/oss-cad-suite/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}