{"apiVersion":"1.0","data":{"id":"openram","name":"OpenRAM","owner":"VLSIDA","source":"https://github.com/VLSIDA/OpenRAM","licenseSource":"https://github.com/VLSIDA/OpenRAM/blob/master/LICENSE","license":"BSD-3-Clause","description":"An open-source static random-access memory compiler.","domains":["Digital"],"kind":"Tool","tasks":["Layout","Characterization"],"language":"Python","target":"SRAM compilation","toolchain":"See upstream documentation","tags":["SRAM","Memory","Compiler","Layout"],"discoverySources":["https://github.com/VLSIDA/OpenRAM"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/VLSIDA/OpenRAM/master/README.md","licenseUrl":"https://raw.githubusercontent.com/VLSIDA/OpenRAM/master/LICENSE","licenseSha256":"c69f58c01ba06780d2f90ada5d199b61482724723f1ee2f036e19fc14db1f3f9","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"CHARACTERIZE","sourceLabel":"github.com/VLSIDA/OpenRAM","status":"External index","activitySource":"https://raw.githubusercontent.com/VLSIDA/OpenRAM/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"OP","passport":null,"links":{"self":"/api/v1/resources/openram","html":"/repo/openram","evidence":"/api/v1/resources/openram/evidence","runs":"/api/v1/resources/openram/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}