{"apiVersion":"1.0","data":{"id":"iverilog","name":"Icarus Verilog","owner":"Icarus Verilog contributors","source":"https://github.com/steveicarus/iverilog","licenseSource":"https://github.com/steveicarus/iverilog/blob/master/COPYING","license":"GPL-2.0-only","description":"A Verilog compilation system that preprocesses, parses, elaborates, optimizes, and generates code for designs.","domains":["Digital"],"kind":"Tool","tasks":["Simulation","Verification"],"language":"C++ · Verilog","target":"Verilog compilation and simulation","toolchain":"VPI","tags":["Verilog","Simulator","Compiler","VPI"],"discoverySources":["https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/steveicarus/iverilog/master/README.md","licenseUrl":"https://raw.githubusercontent.com/steveicarus/iverilog/master/COPYING","licenseSha256":"8177f97513213526df2cf6184d8ff986c675afb514d4e68a404010521b880643","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"SIMULATE","sourceLabel":"github.com/steveicarus/iverilog","status":"External index","activitySource":"https://raw.githubusercontent.com/steveicarus/iverilog/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"IC","passport":null,"links":{"self":"/api/v1/resources/iverilog","html":"/repo/iverilog","evidence":"/api/v1/resources/iverilog/evidence","runs":"/api/v1/resources/iverilog/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}