{"apiVersion":"1.0","data":{"id":"iic-analog-circuit-design","name":"Analog (Integrated) Circuit Design","owner":"Johannes Kepler University Department for Integrated Circuits","source":"https://github.com/iic-jku/analog-circuit-design","licenseSource":"https://raw.githubusercontent.com/iic-jku/analog-circuit-design/main/LICENSE","license":"Apache-2.0","description":"Analog (Integrated) Circuit Design is intermediate-level MOSFET circuit-design course material using Xschem, ngspice, and IHP SG13G2.","domains":["Analog","Mixed-signal"],"kind":"Tutorial/Template","tasks":["Schematic","Simulation","Sizing/Optimization"],"language":"Quarto, Python","target":"Reusable analog circuit-design teaching material","toolchain":"Xschem, ngspice, IHP SG13G2, IIC-OSIC-TOOLS","tags":["course","MOSFET","Xschem"],"discoverySources":["https://github.com/iic-jku/analog-circuit-design","https://iic-jku.github.io/analog-circuit-design/aicd.html"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/iic-jku/analog-circuit-design/main/README.md","licenseUrl":"https://raw.githubusercontent.com/iic-jku/analog-circuit-design/main/LICENSE","licenseSha256":"bed2223606e0867638314ae80b91f5c66f7b30dd3d6d4059fed2cdf023fb7e9d","checkedAt":"2026-09-26T18:00:00Z","notes":"README states the course license and documented tools/PDK."},"cloneUrl":"https://github.com/iic-jku/analog-circuit-design.git","type":"Tutorial & Template","stage":"SCHEMATIC","sourceLabel":"github.com/iic-jku/analog-circuit-design","status":"External index","activitySource":"https://raw.githubusercontent.com/iic-jku/analog-circuit-design/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"README states the course license and documented tools/PDK.","accent":"green","glyph":"AN","passport":null,"links":{"self":"/api/v1/resources/iic-analog-circuit-design","html":"/repo/iic-analog-circuit-design","evidence":"/api/v1/resources/iic-analog-circuit-design/evidence","runs":"/api/v1/resources/iic-analog-circuit-design/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}