{"apiVersion":"1.0","data":{"id":"ibex","owner":"lowRISC CIC","name":"Ibex","type":"RISC-V Core","stage":"RTL","description":"A configurable 32-bit RISC-V SystemVerilog core built for embedded control applications.","language":"SystemVerilog","license":"Apache-2.0","target":"RV32 embedded","toolchain":"FuseSoC · Verilator","tags":["RV32","Embedded","Formal"],"source":"https://github.com/lowRISC/ibex","licenseSource":"https://github.com/lowRISC/ibex/blob/master/LICENSE","activitySource":"https://ibex.reports.lowrisc.org/opentitan/latest/report.html","sourceLabel":"github.com/lowRISC/ibex","status":"External index","activity":"Official regression report observed 2026-08-02","cataloged":"Reviewed 2026-08-18","accent":"blue","glyph":"IB","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture","Verification"],"passport":{"schemaVersion":"hub-passport/1.0.0","resourceId":"ibex","knowledgeEntityId":null,"profileStatus":"engineering-profile","sourceCheck":{"repositoryUrl":"https://github.com/lowRISC/ibex","repositoryId":99689233,"revision":"af456e25575013668ab56725268126f6b0feca35","defaultBranch":"master","checkedAt":"2026-10-13T16:38:37.918Z","latestCommitAt":"2026-10-06T07:41:22.000Z","archived":false,"documentationUrl":"https://ibex-core.readthedocs.io/en/latest/","metadataEvidence":{"id":"source:4e925eb43a998b72dcd54adba3be1824faffc9f783c18d408448d34ce998b3a4","url":"https://api.github.com/repos/lowRISC/ibex","rawUrl":"https://api.github.com/repos/lowRISC/ibex","sourceRevision":null,"checkedAt":"2026-10-13T16:38:37.918Z","sha256":"1570bf2b4e1e7b90d8c1dcfc30faa2d41fd0615cd67509d815d9bc8bf8967ad2","locator":"Official GitHub repository metadata: id, full_name, archived, default_branch, homepage","rights":"reference-only","note":"Hash identifies the actual API response bytes at observation time; mutable repository metadata is not an immutable source revision."},"readmeEvidence":{"id":"source:ff619b86ba54d211861b06a62484c11d1aa27f3fa8f6cea0f89e7950682614b0","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/README.md","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/README.md","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.196Z","sha256":"15390adacd873639c7955f3aaebf25ce36420173e578d3f3d81f83c8c7c10a21","locator":"README.md","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."},"homepageUrl":"https://www.lowrisc.org"},"license":{"identifier":"Apache-2.0","status":"license-checked","scope":"Root repository license at the observed commit. Bundled third-party code, models, PDK files and manufacturing use can have separate terms; this check is not a legal opinion.","evidence":{"id":"source:707116ffc9790b8ae44b16c472dc3355f56f1c101a3d28a2d9977e9eebbae709","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/LICENSE","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/LICENSE","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.209Z","sha256":"cfc7749b96f63bd31c3c42b5c471bf756814053e847c10f3eb003417bc523d30","locator":"LICENSE","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."}},"facts":[{"key":"architecture","label":"Architecture","value":"32-bit RISC-V","status":"upstream-documented","evidence":{"id":"source:ff619b86ba54d211861b06a62484c11d1aa27f3fa8f6cea0f89e7950682614b0","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/README.md","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/README.md","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.196Z","sha256":"15390adacd873639c7955f3aaebf25ce36420173e578d3f3d81f83c8c7c10a21","locator":"README / Ibex RISC-V Core","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."}},{"key":"hdl","label":"RTL language","value":["SystemVerilog"],"status":"upstream-documented","evidence":{"id":"source:ff619b86ba54d211861b06a62484c11d1aa27f3fa8f6cea0f89e7950682614b0","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/README.md","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/README.md","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.196Z","sha256":"15390adacd873639c7955f3aaebf25ce36420173e578d3f3d81f83c8c7c10a21","locator":"README / Ibex RISC-V Core","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."}},{"key":"isa","label":"Documented configurations","value":["RV32EC","RV32IMC","RV32IMCB"],"status":"upstream-documented","evidence":{"id":"source:ff619b86ba54d211861b06a62484c11d1aa27f3fa8f6cea0f89e7950682614b0","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/README.md","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/README.md","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.196Z","sha256":"15390adacd873639c7955f3aaebf25ce36420173e578d3f3d81f83c8c7c10a21","locator":"README / Configuration table; selected configurations","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."}},{"key":"integration_requirements","label":"Simple System requirements","value":["FuseSoC","Verilator","RISC-V GCC toolchain","libelf"],"status":"upstream-documented","evidence":{"id":"source:940494884f680a9731388d3a59c5a05ef1228d66d880bdfe011d2ca38e6173f7","url":"https://github.com/lowRISC/ibex/blob/af456e25575013668ab56725268126f6b0feca35/examples/simple_system/README.md","rawUrl":"https://raw.githubusercontent.com/lowRISC/ibex/af456e25575013668ab56725268126f6b0feca35/examples/simple_system/README.md","sourceRevision":"af456e25575013668ab56725268126f6b0feca35","checkedAt":"2026-10-13T16:38:38.204Z","sha256":"1bc428e57c4480d5f8c750d63484dc7ce24079ee0df160c952310f5537b32ab6","locator":"Simple System / Prerequisites and Building Simulation","rights":"reference-only","note":"Pinned upstream document; only metadata and original concise descriptions are published. Source bytes were fetched for review; source documentation is not republished."}}],"integrationNotes":["Choose an explicit Ibex configuration before integrating RTL; ISA and register-file choices affect verification and synthesis requirements."],"limitations":["Upstream documentation was reviewed; this project was not built or run by Hub."],"unknowns":["No Hub build, simulation, formal proof, physical implementation or measured silicon result is retained.","Source configuration maturity labels are upstream assessments, not Hub verification."],"runs":[],"updatedAt":"2026-10-13T16:38:37.918Z"},"links":{"self":"/api/v1/resources/ibex","html":"/repo/ibex","evidence":"/api/v1/resources/ibex/evidence","runs":"/api/v1/resources/ibex/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}