{"apiVersion":"1.0","data":{"id":"caliptra-rtl","name":"Caliptra RTL","owner":"CHIPS Alliance","source":"https://github.com/chipsalliance/caliptra-rtl","licenseSource":"https://github.com/chipsalliance/caliptra-rtl/blob/main/LICENSE","license":"Apache-2.0","description":"RTL and integration collateral documented by the upstream Caliptra hands-on guide.","domains":["Digital"],"kind":"IP/Design","tasks":["Architecture","Verification"],"language":"SystemVerilog","target":"Caliptra hardware integration","toolchain":"See upstream documentation","tags":["Security","RTL","SystemVerilog","Caliptra"],"discoverySources":["https://github.com/chipsalliance"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/chipsalliance/caliptra-rtl/main/README.md","licenseUrl":"https://raw.githubusercontent.com/chipsalliance/caliptra-rtl/main/LICENSE","licenseSha256":"cfc7749b96f63bd31c3c42b5c471bf756814053e847c10f3eb003417bc523d30","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open Chip Design","stage":"RTL","sourceLabel":"github.com/chipsalliance/caliptra-rtl","status":"External index","activitySource":"https://raw.githubusercontent.com/chipsalliance/caliptra-rtl/main/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"CA","passport":null,"links":{"self":"/api/v1/resources/caliptra-rtl","html":"/repo/caliptra-rtl","evidence":"/api/v1/resources/caliptra-rtl/evidence","runs":"/api/v1/resources/caliptra-rtl/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}