{"apiVersion":"1.0","data":{"id":"apicula","name":"Project Apicula","owner":"YosysHQ","source":"https://github.com/YosysHQ/apicula","licenseSource":"https://github.com/YosysHQ/apicula/blob/master/LICENSE","license":"MIT","description":"An open-source toolkit for working with Gowin FPGA bitstreams.","domains":["FPGA"],"kind":"Tool","tasks":["Synthesis","Routing","Fabrication/Test"],"language":"Python · C++","target":"Gowin FPGA implementation and bitstream tooling","toolchain":"Yosys · nextpnr","tags":["Gowin","Bitstream","FPGA","Yosys"],"discoverySources":["https://github.com/YosysHQ/apicula","https://github.com/YosysHQ/oss-cad-suite-build"],"evidence":{"readmeUrl":"https://raw.githubusercontent.com/YosysHQ/apicula/master/README.md","licenseUrl":"https://raw.githubusercontent.com/YosysHQ/apicula/master/LICENSE","licenseSha256":"849889cd7ca7f58c4f63bf0102b6939450726a2a12511eda59fe75497f2f5efa","checkedAt":"2026-09-26T00:00:00Z","notes":"Fetched upstream README and license body; not run."},"type":"Open EDA","stage":"PHYSICAL","sourceLabel":"github.com/YosysHQ/apicula","status":"External index","activitySource":"https://raw.githubusercontent.com/YosysHQ/apicula/master/README.md","activity":"See upstream documentation for releases and maintenance status.","cataloged":"Metadata checked 2026-09-26","licenseScope":"Fetched upstream README and license body; not run.","accent":"blue","glyph":"PR","passport":null,"links":{"self":"/api/v1/resources/apicula","html":"/repo/apicula","evidence":"/api/v1/resources/apicula/evidence","runs":"/api/v1/resources/apicula/runs"}},"attribution":{"catalog":"https://hub.vlsi.kr","methodology":"https://hub.vlsi.kr/methodology","note":"Source documentation, license evidence, Hub reproduction and silicon reports are separate claims."}}