{"schemaVersion":"knowledge-core/1.0.0","currentOntologyVersion":"semiconductor/1.1.0","query":{"knownAt":"2026-09-13T15:39:44.914Z","validAt":null},"items":[{"id":"urn:vlsi:claim:0e25a9c1ef54c33b42c956eac0b71b7a7c9ec606b7de5f66fa76714aa83c6d57","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","predicate":"OFFERS_PROCESS","objectId":"urn:vlsi:entity:ff074178-df18-496e-903a-615d45d6fccd","value":null,"qualifiers":{"scope":"Named TSMC process in the cited product specification."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2022-03-22","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.516Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:70f1163d-a3a2-4304-936c-1da6e624d37d","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"A named custom process does not establish a general commercial offering. Retain the exact product-to-process relationship."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:8ce4502c7be0c3238ea29594ce04043fbc3240f874b67b70cdf136f94fedf315","claim_id":"urn:vlsi:claim:0e25a9c1ef54c33b42c956eac0b71b7a7c9ec606b7de5f66fa76714aa83c6d57","source_id":"urn:vlsi:source:feb25a5c4416a1a20652b1db2a3e65cf720e84eff5858f75eaf4d9366adf00c4","stance":"supports","locator":"GH100 GPU fabrication discussion","paraphrase":"NVIDIA identifies the named process as a TSMC manufacturing process.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=45555","title":"NVIDIA Hopper Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2022-03-22","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:944861367c1bf93195702c570d1bb476a94ef340f4eb5a978da4ca03933c9486","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:e5aa79cb-be1e-4167-ae2c-029309d4cf73","predicate":"USES_PROCESS","objectId":"urn:vlsi:entity:ff074178-df18-496e-903a-615d45d6fccd","value":null,"qualifiers":{"scope":"Evidence names the process and TSMC; it does not identify a fab location."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2022-03-22","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:c35d2966-a2c1-4c69-97e2-ba8184c18de3","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Evidence names the process and TSMC; it does not identify a fab location."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:15b922b877bf69086cc29db4625c20340a4ef48c6a9b629a96d90118364c35ba","claim_id":"urn:vlsi:claim:944861367c1bf93195702c570d1bb476a94ef340f4eb5a978da4ca03933c9486","source_id":"urn:vlsi:source:feb25a5c4416a1a20652b1db2a3e65cf720e84eff5858f75eaf4d9366adf00c4","stance":"supports","locator":"GH100 GPU fabrication discussion","paraphrase":"NVIDIA says the GH100 GPU powering H100 is fabricated using TSMC 4N, customized for NVIDIA.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=45555","title":"NVIDIA Hopper Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2022-03-22","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]}],"nextCursor":null,"limitations":["Pages scan bounded assertion rows before effective-status filtering; an empty page can have a nextCursor. Follow cursors until null.","Unknown validity is excluded from dated validity queries.","Relationships are reported assertions with status and evidence, not guaranteed complete industry coverage."]}