{"schemaVersion":"knowledge-core/1.0.0","currentOntologyVersion":"semiconductor/1.1.0","query":{"knownAt":"2026-09-13T15:40:23.335Z","validAt":null},"items":[{"id":"urn:vlsi:claim:0235123f23a1f601286eafd8daa0db53eb91ce588dd0a8c0c59d703bb9e23051","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","predicate":"OFFERS_PROCESS","objectId":"urn:vlsi:entity:8fe8864b-559a-4a04-8795-1cbe8bbe5429","value":null,"qualifiers":{"scope":"Named TSMC process in the cited product specification."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2024-03-18","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.517Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:82165b39-2f0c-417f-9989-e291350581cc","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"A product announcement names the custom process but does not establish a general foundry offering. Retract this inferred corporate relation."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:1bd99055e26b71ea2ea440877e7d4b762cd5a54e53c35a1654f46658a204aaf2","claim_id":"urn:vlsi:claim:0235123f23a1f601286eafd8daa0db53eb91ce588dd0a8c0c59d703bb9e23051","source_id":"urn:vlsi:source:79b050341dd1b2289b455c56aa3c5ec40f4e27112c2c6d62aec0836458b42038","stance":"supports","locator":"line 72 / World's Most Powerful Chip","paraphrase":"NVIDIA identifies the named process as a TSMC manufacturing process.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://nvidianews.nvidia.com/news/nvidia-blackwell-platform-arrives-to-power-a-new-era-of-computing","title":"NVIDIA Blackwell Platform Arrives to Power a New Era of Computing","publisher":"NVIDIA Newsroom","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2024-03-18","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:0e25a9c1ef54c33b42c956eac0b71b7a7c9ec606b7de5f66fa76714aa83c6d57","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","predicate":"OFFERS_PROCESS","objectId":"urn:vlsi:entity:ff074178-df18-496e-903a-615d45d6fccd","value":null,"qualifiers":{"scope":"Named TSMC process in the cited product specification."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2022-03-22","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.516Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:70f1163d-a3a2-4304-936c-1da6e624d37d","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"A named custom process does not establish a general commercial offering. Retain the exact product-to-process relationship."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:8ce4502c7be0c3238ea29594ce04043fbc3240f874b67b70cdf136f94fedf315","claim_id":"urn:vlsi:claim:0e25a9c1ef54c33b42c956eac0b71b7a7c9ec606b7de5f66fa76714aa83c6d57","source_id":"urn:vlsi:source:feb25a5c4416a1a20652b1db2a3e65cf720e84eff5858f75eaf4d9366adf00c4","stance":"supports","locator":"GH100 GPU fabrication discussion","paraphrase":"NVIDIA identifies the named process as a TSMC manufacturing process.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=45555","title":"NVIDIA Hopper Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2022-03-22","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:326f0575cf9686d63537cdb7717a33204ef2c73fdd5f24360f309a0dce1269b7","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:52e03394-1894-4f4a-9bb5-586239e20ae8","predicate":"MANUFACTURED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"scope":"GA100 die powering the cited A100 configuration."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.514Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:5efb9c7d-41be-4e17-b502-bd49b5a3e54c","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"Source explicitly establishes the GA100 process, but does not separately identify the manufacturing counterparty. Retract the inferred manufacturer relationship; retain the process claim."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:948f902538d1cda1717152a5ba4761b50b0c25565c1915f1b916fb51f08280e8","claim_id":"urn:vlsi:claim:326f0575cf9686d63537cdb7717a33204ef2c73fdd5f24360f309a0dce1269b7","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"Key features — GA100 fabrication sentence","paraphrase":"NVIDIA identifies TSMC N7 as the manufacturing process for GA100.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:3b22d1022e79e578d75ed79f20d187837ec0fdc5074a22de5f7654a5070b7d74","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","predicate":"SUPPLIED_BY","objectId":"urn:vlsi:entity:af8c7b1b-ed77-470b-b3b9-20ba405b90aa","value":null,"qualifiers":{"scope":"ASML customer support at the company level."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"unknown","from":null,"to":null,"basis":"The source does not establish exact validity bounds; retrieval time is recorded separately."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.519Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:91256d95-af11-4156-b02d-0be1ce9aa32a","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"The source establishes customer support, not a specific supply relationship. Retract the stronger supplier predicate pending direct supply evidence."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:53b6d56e9a3f49f870b3e585f12d4e6c6800435a1846a030ffebacfda3131e86","claim_id":"urn:vlsi:claim:3b22d1022e79e578d75ed79f20d187837ec0fdc5074a22de5f7654a5070b7d74","source_id":"urn:vlsi:source:2385a40d3372476bd01a8412e95ae0faf7051b013cd5eec820b1cc63fb4f53d6","stance":"supports","locator":"Customer support","paraphrase":"ASML identifies TSMC among customers supported by its Taiwan organization.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://www.asml.com/en/careers/working-at-asml/taiwan","title":"Taiwan - Working at ASML","publisher":"ASML","tier":"A","is_primary":1,"independence_group":"asml","published_at":null,"retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:705fe86a1e6ae8a0d59f6e92eeb37e045fdbcfa63985851498833e5332b5e0ac","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:f997dc0e-53c9-4c13-ad7a-1dffb48a4635","predicate":"OPERATED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"scope":"TSMC Arizona fab project; operator association."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"unknown","from":null,"to":null,"basis":"The source does not establish exact validity bounds; retrieval time is recorded separately."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.517Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:d971f5bb-c525-4856-a7a7-cebf8f5bd2e6","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"Project association does not establish the precise operating legal entity. Retain location and capability evidence; operator requires a direct source."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:3bb31d98ddbac74393be2509825a57ce49145eb9ebf532595a2c8efe5d715ec2","claim_id":"urn:vlsi:claim:705fe86a1e6ae8a0d59f6e92eeb37e045fdbcfa63985851498833e5332b5e0ac","source_id":"urn:vlsi:source:07638ce8d6d89f9b52b6c9483e6aba94c9208af938cf7c97ad7dc674e281d175","stance":"supports","locator":"Key Milestones — First Fab","paraphrase":"TSMC identifies this fab as part of its Arizona project.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://www.tsmc.com/static/abouttsmcaz/index.htm","title":"TSMC Arizona","publisher":"TSMC","tier":"A","is_primary":1,"independence_group":"tsmc","published_at":null,"retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:85a41843a301608e16c07f7b5c9876a56a758e062b7d88f67b79b6224ef7f6f1","ontologyVersion":"semiconductor/1.1.0","subjectId":"urn:vlsi:entity:faa90c09-3a19-4a9a-86e8-140c3a947fa7","predicate":"SUPPLIED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"assertedAsOf":"2025-02-26","facilityScope":"not identified","scope":"Portfolio-level company claim; it does not identify a product, process, fab, wafer allocation, or duration."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"unknown","from":null,"to":null,"basis":"The annual report supports a portfolio-level relationship; exact source publication and validity bounds are not asserted."},"firstObservedAt":"2026-09-08T16:12:07.092Z","recordedAt":"2026-09-08T16:12:07.092Z","lastEvidenceCheckedAt":"2026-09-08T16:12:07.092Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:666af8dd-5e4a-4f02-9c0e-1a0feb2db301","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.1.0. Portfolio-level company claim; it does not identify a product, process, fab, wafer allocation, or duration."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:7d507778272c02b2ee28161454a462bc3ed422093272d88f2f981a6cc14eb144","claim_id":"urn:vlsi:claim:85a41843a301608e16c07f7b5c9876a56a758e062b7d88f67b79b6224ef7f6f1","source_id":"urn:vlsi:source:f7eb076609227fdc011069fa4b61c20d854e177c5249741497fde480040522e3","stance":"supports","locator":"Manufacturing and supply chain","paraphrase":"NVIDIA reports using TSMC to produce its semiconductor wafers.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T16:12:07.092Z","ingestion_key":"direct-fabrication-and-identity/2026-09-09/v1","url":"https://www.sec.gov/Archives/edgar/data/1045810/000104581025000098/finalforfiling-2025xannual.pdf","title":"NVIDIA 2025 Annual Report on Form 10-K","publisher":"NVIDIA / U.S. Securities and Exchange Commission","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":null,"retrieved_at":"2026-09-08T16:12:07.039Z","rights":"reference-only","rights_note":"Factual metadata, concise paraphrase and attribution only; no source bytes retained or redistributed.","content_hash":null}]},{"id":"urn:vlsi:claim:887484483a1e29476bf1cde1bb8ea9fdb662237161b4bfb3db98cd6401b43e7f","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:98cdc862-0dd5-47bb-845b-13e435b9bf14","predicate":"OPERATED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"scope":"TSMC Arizona fab project; operator association."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"unknown","from":null,"to":null,"basis":"The source does not establish exact validity bounds; retrieval time is recorded separately."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.518Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:339f03fb-3e9a-45e3-92ee-bb3f94b1e04d","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"Project association is not proof of the current operating entity. Retain project location and planned capability; operator remains unresolved."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:f874fac32deb06a0c94ff14391fce54a9692f60e0e9bc798a5943ab04dee292a","claim_id":"urn:vlsi:claim:887484483a1e29476bf1cde1bb8ea9fdb662237161b4bfb3db98cd6401b43e7f","source_id":"urn:vlsi:source:07638ce8d6d89f9b52b6c9483e6aba94c9208af938cf7c97ad7dc674e281d175","stance":"supports","locator":"Key Milestones — Second Fab","paraphrase":"TSMC identifies this fab as part of its Arizona project.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://www.tsmc.com/static/abouttsmcaz/index.htm","title":"TSMC Arizona","publisher":"TSMC","tier":"A","is_primary":1,"independence_group":"tsmc","published_at":null,"retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:d5c433ccc45307f2ee7098825d5c53689e8ebea841c50ae9039808e392c92cad","ontologyVersion":"semiconductor/1.1.0","subjectId":"urn:vlsi:entity:97d183af-41fb-4752-a52c-ab986999597b","predicate":"MANUFACTURED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"assertedAsOf":"2026-08-05","facilityScope":"site; individual fab phase not identified","scope":"This is a Blackwell-wafer claim; it must not be generalized to NVIDIA's entire wafer portfolio."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2026-08-05","to":null,"basis":"The source reports this relationship as a dated snapshot; no start date or indefinite continuation is inferred."},"firstObservedAt":"2026-09-08T16:12:07.092Z","recordedAt":"2026-09-08T16:12:07.092Z","lastEvidenceCheckedAt":"2026-09-08T16:12:07.092Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:474e7242-7f5c-4fdc-b699-63dc68a1326c","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.1.0. This is a Blackwell-wafer claim; it must not be generalized to NVIDIA's entire wafer portfolio."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:87a62f38207635e263b420d3bdd52ac2de3b0220255534cfd21de75909632182","claim_id":"urn:vlsi:claim:d5c433ccc45307f2ee7098825d5c53689e8ebea841c50ae9039808e392c92cad","source_id":"urn:vlsi:source:d20e42584e37b799f6e99f900ed2e59b7704314ed5e423be8245f3fc43015a84","stance":"supports","locator":"lines 49, 54","paraphrase":"NVIDIA directly attributes volume Blackwell-wafer manufacturing at the named TSMC factory to TSMC.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T16:12:07.092Z","ingestion_key":"direct-fabrication-and-identity/2026-09-09/v1","url":"https://blogs.nvidia.com/blog/nvidia-and-partners-build-in-america-for-america/","title":"NVIDIA and Partners Build in America, for America","publisher":"NVIDIA","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2026-07-01","retrieved_at":"2026-09-08T16:12:07.039Z","rights":"reference-only","rights_note":"Factual metadata, concise paraphrase and attribution only; no source bytes retained or redistributed.","content_hash":null}]},{"id":"urn:vlsi:claim:e33b3ad11dec2abd1a36cb5d2f4f917c0344a2dd640103c35312eafd1c1083be","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","predicate":"OFFERS_PROCESS","objectId":"urn:vlsi:entity:fe341813-d4d9-41cb-91eb-7820d1e30b56","value":null,"qualifiers":{"scope":"Named TSMC process in the cited product specification."},"status":"RETRACTED","reviewedStatus":"RETRACTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T16:08:41.515Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":2,"assessmentId":"urn:vlsi:assessment:3a1caff4-59c8-4913-ae96-8dd2a7bdb678","review":{"actorId":"primary-source-qa-agent","actorKind":"agent","reason":"A process brand mentioned in a product description does not independently establish a current process offering. Retain product-to-process evidence only."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:9e31c18e8e742f1e5e5c1d04b85eab13e837878cb5f74c89656f6fdf5cb9f4c4","claim_id":"urn:vlsi:claim:e33b3ad11dec2abd1a36cb5d2f4f917c0344a2dd640103c35312eafd1c1083be","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"lines 52-54 / Key features","paraphrase":"NVIDIA identifies the named process as a TSMC manufacturing process.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:fb433b6321cee4c4062487a2ff2230e77740d7c9bd4953e0aac8b913bb254271","ontologyVersion":"semiconductor/1.1.0","subjectId":"urn:vlsi:entity:8104563a-d1d8-48e4-9deb-89044f294e12","predicate":"MANUFACTURED_BY","objectId":"urn:vlsi:entity:530163dc-0a8a-4001-830b-c0d614810fcc","value":null,"qualifiers":{"assertedAsOf":"2025-10-17","facilityScope":"site; individual fab phase not identified","scope":"This establishes the documented U.S. Blackwell-wafer milestone, not every Blackwell wafer or SKU."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2025-10-17","to":null,"basis":"The source reports this relationship as a dated snapshot; no start date or indefinite continuation is inferred."},"firstObservedAt":"2026-09-08T16:12:07.092Z","recordedAt":"2026-09-08T16:12:07.092Z","lastEvidenceCheckedAt":"2026-09-08T16:12:07.092Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:863a48fb-f7f6-4cd8-9e22-c1414e83c26e","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.1.0. This establishes the documented U.S. Blackwell-wafer milestone, not every Blackwell wafer or SKU."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:4210d9a3757ad4f34a4fb45fc3a8bd2dacfed015651d0b5d17c6350f199e6494","claim_id":"urn:vlsi:claim:fb433b6321cee4c4062487a2ff2230e77740d7c9bd4953e0aac8b913bb254271","source_id":"urn:vlsi:source:c212d150e64c4e5415cdd6b42f8fea067ea7785d899e6ef362d5ff73cd7a7a3d","stance":"supports","locator":"lines 14, 18","paraphrase":"NVIDIA reports the first NVIDIA Blackwell wafer was produced on U.S. soil at TSMC's Phoenix manufacturing facility.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T16:12:07.092Z","ingestion_key":"direct-fabrication-and-identity/2026-09-09/v1","url":"https://blogs.nvidia.com/blog/tsmc-blackwell-manufacturing/","title":"The Engines of American-Made Intelligence: NVIDIA and TSMC Celebrate First NVIDIA Blackwell Wafer Produced in the US","publisher":"NVIDIA Newsroom","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2025-10-17","retrieved_at":"2026-09-08T16:12:07.039Z","rights":"reference-only","rights_note":"Factual metadata, concise paraphrase and attribution only; no source bytes retained or redistributed.","content_hash":null}]}],"nextCursor":null,"limitations":["Pages scan bounded assertion rows before effective-status filtering; an empty page can have a nextCursor. Follow cursors until null.","Unknown validity is excluded from dated validity queries.","Relationships are reported assertions with status and evidence, not guaranteed complete industry coverage."]}