{"schemaVersion":"knowledge-core/1.0.0","currentOntologyVersion":"semiconductor/1.1.0","query":{"knownAt":"2026-09-13T15:40:35.272Z","validAt":null},"items":[{"id":"urn:vlsi:claim:60cd0a44a83d9943e183d4010aa1b2d8f3ae5b30a61df13f4d550f2118aa02cb","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:28f91da6-231c-46ef-8fbd-4d1cb14cac4b","value":null,"qualifiers":{"scope":"This is the cited 40 GB configuration; later A100 variants use HBM2e."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:71238910-a3dd-4a4f-a6b6-3a9aa92d649d","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. This is the cited 40 GB configuration; later A100 variants use HBM2e."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:67f3357f3f7b99795077d217c0ebf2b799d42747b0bbb46db5b3ed53f4cbaa37","claim_id":"urn:vlsi:claim:60cd0a44a83d9943e183d4010aa1b2d8f3ae5b30a61df13f4d550f2118aa02cb","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"lines 82-84 / 40 GB HBM2 and 40 MB L2 cache","paraphrase":"NVIDIA specifies 40 GB of HBM2 for the A100 discussed in the architecture article.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:76181d05920d59c35cf14c963f5205db67953f90c5cc07ce36ec1f8fd8ce99db","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","predicate":"USES_INTERFACE","objectId":"urn:vlsi:entity:820ce0e8-5b7e-4e5b-a798-ee50e3258f3d","value":null,"qualifiers":{"scope":"Interconnect availability and topology can vary by A100 form factor/system."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:95f4b685-e741-4e8b-b5f8-96f5bfc6faf4","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Interconnect availability and topology can vary by A100 form factor/system."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:e9b2be1313b8c64fdbde3233aae0440073cb060be3dd385b8a656c4fc8a839a3","claim_id":"urn:vlsi:claim:76181d05920d59c35cf14c963f5205db67953f90c5cc07ce36ec1f8fd8ce99db","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"lines 91-94 / Third-generation NVIDIA NVLink","paraphrase":"NVIDIA says third-generation NVLink is implemented in A100 GPUs.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:c9ecd302ed8246c267f76ca12a1b66ed4fc19e732003be6e9c8cd3a3b9e41790","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:52e03394-1894-4f4a-9bb5-586239e20ae8","predicate":"PART_OF","objectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","value":null,"qualifiers":{"scope":"GA100 die and A100 product identity."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:cf6bb245-cd1f-4faa-a926-54def83cbf3a","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Die and marketed product retain separate canonical IDs."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:7be0b9f871fbfc96ddd988ad2ea722d2416c5c07a8fb0a9194af4ff5a25e6245","claim_id":"urn:vlsi:claim:c9ecd302ed8246c267f76ca12a1b66ed4fc19e732003be6e9c8cd3a3b9e41790","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"Key features — GA100 powering A100","paraphrase":"NVIDIA states that GA100 powers the A100 GPU product.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:d491dd2e64795050b314755bf30442594bdc5c69d5712d6e6147724245b93767","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","predicate":"DESIGNED_BY","objectId":"urn:vlsi:entity:faa90c09-3a19-4a9a-86e8-140c3a947fa7","value":null,"qualifiers":{"scope":"Product authorship statement; not a fabrication or supply-chain claim."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:e1cb8ec9-e397-40a5-be83-3f0469b77cd9","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Product authorship statement; not a fabrication or supply-chain claim."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:d644afa7798c86efcf8538aea2722b742d6c0dd917948d63f3b6f5b872383ce5","claim_id":"urn:vlsi:claim:d491dd2e64795050b314755bf30442594bdc5c69d5712d6e6147724245b93767","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"Introducing the NVIDIA A100 Tensor Core GPU","paraphrase":"NVIDIA presents A100 as its GPU product based on its Ampere GPU architecture.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:f567714c5758e7aff5bb23ba162bc44d14ed6661dc4830cb9a0ac637be21a8dd","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","predicate":"BASED_ON_ARCHITECTURE","objectId":"urn:vlsi:entity:e210562f-e414-487f-a9e0-a71cecae6735","value":null,"qualifiers":{"scope":"Applies to A100, not every Ampere product."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:d141b7f9-f382-4e01-a6c5-de0db075512f","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Applies to A100, not every Ampere product."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:5cebbd9560120551b7418451602210beb0aa5a5561d08525685358cb72c88a30","claim_id":"urn:vlsi:claim:f567714c5758e7aff5bb23ba162bc44d14ed6661dc4830cb9a0ac637be21a8dd","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"lines 37-39 / Introducing the NVIDIA A100 Tensor Core GPU","paraphrase":"NVIDIA states that A100 is based on the Ampere GPU architecture.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]}],"nextCursor":null,"limitations":["Pages scan bounded assertion rows before effective-status filtering; an empty page can have a nextCursor. Follow cursors until null.","Unknown validity is excluded from dated validity queries.","Relationships are reported assertions with status and evidence, not guaranteed complete industry coverage."]}