{"schemaVersion":"knowledge-core/1.0.0","currentOntologyVersion":"semiconductor/1.1.0","query":{"knownAt":"2026-09-13T15:08:54.644Z","validAt":null},"items":[{"id":"urn:vlsi:claim:8b98cc35b94b600d578ef4fff788fc43e0d966ed16f648afc5aa35f63a06175f","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:c985a0f3-d76c-481d-be94-8a5330c1b713","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:460cdac2-4aec-4446-9d53-2dbafebb22a7","value":null,"qualifiers":{"scope":"Variant-specific: NVIDIA also describes PCIe H100 configurations with HBM2e."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2022-03-22","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:6f352b99-4071-4256-88e7-584243b5e1a9","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Variant-specific: NVIDIA also describes PCIe H100 configurations with HBM2e."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:3d3e046d823b0f35b0f120699fa1b3c68dd4bc83e5a51b972f6e91d90a01e448","claim_id":"urn:vlsi:claim:8b98cc35b94b600d578ef4fff788fc43e0d966ed16f648afc5aa35f63a06175f","source_id":"urn:vlsi:source:feb25a5c4416a1a20652b1db2a3e65cf720e84eff5858f75eaf4d9366adf00c4","stance":"supports","locator":"H100 SXM5 implementation","paraphrase":"NVIDIA specifies H100 SXM5 with 80 GB HBM3 across five HBM3 stacks.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=45555","title":"NVIDIA Hopper Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2022-03-22","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:9ede52519308f0ee1b677d3e0bc171c3fb8ff11133f01d0566e0e77e8d661f7c","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:28176f39-836a-47a8-a4a4-f6e6e1600a23","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:460cdac2-4aec-4446-9d53-2dbafebb22a7","value":null,"qualifiers":{"scope":"No memory-chip vendor is asserted."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2023-12-06","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:e81512e5-90ed-4dd1-a067-027dbdd99b40","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. No memory-chip vendor is asserted."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:bdc2217cc329da9b90cce5b27092332166b3f2cd60487b8d69d4a270693e7708","claim_id":"urn:vlsi:claim:9ede52519308f0ee1b677d3e0bc171c3fb8ff11133f01d0566e0e77e8d661f7c","source_id":"urn:vlsi:source:1471eb59a9946107eff23f16ec326c6ae687138a0cef7de849b69fe29a9e30c7","stance":"supports","locator":"lines 463-467 / AMD Instinct MI300X","paraphrase":"AMD specifies MI300X with 192 GB of HBM3 memory.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://www.amd.com/en/newsroom/press-releases/2023-12-6-amd-delivers-leadership-portfolio-of-data-center-a.html","title":"AMD Delivers Leadership Portfolio of Data Center AI Solutions with AMD Instinct MI300 Series","publisher":"AMD","tier":"A","is_primary":1,"independence_group":"amd","published_at":"2023-12-06","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},{"id":"urn:vlsi:claim:f52caa1a3d9efaef32d81d66c4328867fe9d1aa7297beeb4b917044476a9a82d","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:ea0b560b-a2c1-408f-8d9d-27df9e1d4082","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:460cdac2-4aec-4446-9d53-2dbafebb22a7","value":null,"qualifiers":{"scope":"No memory-chip vendor is asserted."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2023-12-06","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:dea1f30c-7538-4d85-a105-5cdba1616e96","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. No memory-chip vendor is asserted."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:c0720f05eb9ea4f9492e5b564bf4ffed2d8a1b9ac524617a393d48a26446543f","claim_id":"urn:vlsi:claim:f52caa1a3d9efaef32d81d66c4328867fe9d1aa7297beeb4b917044476a9a82d","source_id":"urn:vlsi:source:1471eb59a9946107eff23f16ec326c6ae687138a0cef7de849b69fe29a9e30c7","stance":"supports","locator":"lines 470-474 / AMD Instinct MI300A","paraphrase":"AMD specifies MI300A with 128 GB of HBM3 memory.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://www.amd.com/en/newsroom/press-releases/2023-12-6-amd-delivers-leadership-portfolio-of-data-center-a.html","title":"AMD Delivers Leadership Portfolio of Data Center AI Solutions with AMD Instinct MI300 Series","publisher":"AMD","tier":"A","is_primary":1,"independence_group":"amd","published_at":"2023-12-06","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]}],"nextCursor":null,"limitations":["Pages scan bounded assertion rows before effective-status filtering; an empty page can have a nextCursor. Follow cursors until null.","Unknown validity is excluded from dated validity queries.","Relationships are reported assertions with status and evidence, not guaranteed complete industry coverage."]}