{"schemaVersion":"knowledge-core/1.0.0","currentOntologyVersion":"semiconductor/1.1.0","query":{"knownAt":"2026-09-13T15:40:03.221Z","validAt":null},"items":[{"id":"urn:vlsi:claim:60cd0a44a83d9943e183d4010aa1b2d8f3ae5b30a61df13f4d550f2118aa02cb","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:488c1e7a-3313-4e00-a021-f1fdaa962847","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:28f91da6-231c-46ef-8fbd-4d1cb14cac4b","value":null,"qualifiers":{"scope":"This is the cited 40 GB configuration; later A100 variants use HBM2e."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2020-05-14","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:71238910-a3dd-4a4f-a6b6-3a9aa92d649d","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. This is the cited 40 GB configuration; later A100 variants use HBM2e."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:67f3357f3f7b99795077d217c0ebf2b799d42747b0bbb46db5b3ed53f4cbaa37","claim_id":"urn:vlsi:claim:60cd0a44a83d9943e183d4010aa1b2d8f3ae5b30a61df13f4d550f2118aa02cb","source_id":"urn:vlsi:source:e34cdd121e2068697a3d287495012e7e9e71092f9478d24b42f53d454a7c6a88","stance":"supports","locator":"lines 82-84 / 40 GB HBM2 and 40 MB L2 cache","paraphrase":"NVIDIA specifies 40 GB of HBM2 for the A100 discussed in the architecture article.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=17431","title":"NVIDIA Ampere Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2020-05-14","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]}],"nextCursor":null,"limitations":["Pages scan bounded assertion rows before effective-status filtering; an empty page can have a nextCursor. Follow cursors until null.","Unknown validity is excluded from dated validity queries.","Relationships are reported assertions with status and evidence, not guaranteed complete industry coverage."]}