{"claim":{"id":"urn:vlsi:claim:8b98cc35b94b600d578ef4fff788fc43e0d966ed16f648afc5aa35f63a06175f","ontologyVersion":"semiconductor/1.0.0","subjectId":"urn:vlsi:entity:c985a0f3-d76c-481d-be94-8a5330c1b713","predicate":"USES_MEMORY","objectId":"urn:vlsi:entity:460cdac2-4aec-4446-9d53-2dbafebb22a7","value":null,"qualifiers":{"scope":"Variant-specific: NVIDIA also describes PCIe H100 configurations with HBM2e."},"status":"SUPPORTED","reviewedStatus":"SUPPORTED","confidence":{"version":"evidence-index/1.0.0","score":85,"eligible":true,"factors":{"authority":45,"direct":15,"independence":0,"extraction":10,"resolution":15,"supportingEvidence":1,"independentOrigins":1,"refuted":false},"interpretation":"Rule-based evidence index, not a calibrated probability; verification is a separate reviewed status."},"temporal":{"kind":"point","from":"2022-03-22","to":null,"basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date."},"firstObservedAt":"2026-09-08T15:57:21.457Z","recordedAt":"2026-09-08T15:57:21.457Z","lastEvidenceCheckedAt":"2026-09-08T15:57:21.457Z","lastVerifiedAt":null,"revision":1,"assessmentId":"urn:vlsi:assessment:6f352b99-4071-4256-88e7-584243b5e1a9","review":{"actorId":"curated-source-agent","actorKind":"agent","reason":"Evidence ingested by curated-primary-sources/1.0.0. Variant-specific: NVIDIA also describes PCIe H100 configurations with HBM2e."},"conflicts":[],"evidence":[{"id":"urn:vlsi:evidence:3d3e046d823b0f35b0f120699fa1b3c68dd4bc83e5a51b972f6e91d90a01e448","claim_id":"urn:vlsi:claim:8b98cc35b94b600d578ef4fff788fc43e0d966ed16f648afc5aa35f63a06175f","source_id":"urn:vlsi:source:feb25a5c4416a1a20652b1db2a3e65cf720e84eff5858f75eaf4d9366adf00c4","stance":"supports","locator":"H100 SXM5 implementation","paraphrase":"NVIDIA specifies H100 SXM5 with 80 GB HBM3 across five HBM3 stacks.","method":"manual-source-review","extraction_certainty":1,"resolution_certainty":1,"observed_at":"2026-09-08T15:57:21.457Z","ingestion_key":"primary-source-seed/2026-09-09/v1","url":"https://developer.nvidia.com/blog/?p=45555","title":"NVIDIA Hopper Architecture In-Depth","publisher":"NVIDIA Technical Blog","tier":"A","is_primary":1,"independence_group":"nvidia","published_at":"2022-03-22","retrieved_at":"2026-09-08T15:56:30.763Z","rights":"reference-only","rights_note":"Store factual paraphrase, metadata and link only. No source document redistribution or inferred license; no source bytes retained.","content_hash":null}]},"assessments":[{"id":"urn:vlsi:assessment:6f352b99-4071-4256-88e7-584243b5e1a9","claim_id":"urn:vlsi:claim:8b98cc35b94b600d578ef4fff788fc43e0d966ed16f648afc5aa35f63a06175f","revision":1,"previous_id":null,"status":"SUPPORTED","valid_kind":"point","valid_from":"2022-03-22","valid_to":null,"temporal_basis":"Dated source-reported snapshot. Publication date is not an inferred manufacturing start, contract start or legal-close date.","checked_at":"2026-09-08T15:57:21.457Z","confidence":85,"confidence_version":"evidence-index/1.0.0","factors_json":"{\"authority\":45,\"direct\":15,\"extraction\":10,\"independence\":0,\"independentOrigins\":1,\"refuted\":false,\"resolution\":15,\"supportingEvidence\":1}","reason":"Evidence ingested by curated-primary-sources/1.0.0. Variant-specific: NVIDIA also describes PCIe H100 configurations with HBM2e.","actor_id":"curated-source-agent","actor_kind":"agent","recorded_at":"2026-09-08T15:57:21.457Z"}]}